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SUMMARY
The objective of this research was to build a reprogrammablecomputational imager
utilizing on-chip analog computations for the purpose of studying the capabilities of inte-
grated sensing and processing. Unlike conventional imaging systems, which acquire im-
age data and perform calculations on it, this system tightlyin egrates the computation and
sensing into one process. This allows the exploration of intell gent and efficient sensory
and processing. The IC architecture and circuit designs have focused on wide dynamic
range signals. The fundamental computation performed is a sep rable two-dimensional
transform. This allows various operations, including block transformations and separable
convolutions. The operations are reprogramable and utilize analog memory and processing
along with digital control. The random access to both the image plane and the computa-
tional operations allows for intraframe transform variations creating a hardware foundation
for dynamic sampling and computation. One can also capture scenes with non-uniform
resolution. Advantages, including utilization of feedback from processing to sensing and
extensions of the technology including support for wavelets and larger transforms are also
explored.
In the first chapter of this thesis, I discusses the integration of a reprogrammable, ana-
log, signal processing technology onto image sensor ICs. The advantages of having compu-
tational hardware integrated with sensors is discussed. Inaddition, the advantages of having
reconfigurable hardware for logistical and algorithmic purposes is given. Our analog pro-
cessing circuity innately provides reprogammability and presents an obvious competition
to reprogrammable digital counterparts.
In the second chapter, I give a selective overview of CMOS imagers and the technolo-
gies leading up to the work here. The inherent challenges in image sensing to handle large
data quantities and wide-dynamic-range signals is discussed. Previous work in the integra-
tion of processing circuitry, especially focal-plane processing, is given. As demonstrated,
ix
analog processing circuitry is compact enough to be integrad with sensing circuitry and is
well-suited for processing the physical-based, analog signals from the sensing circuitry. It
can provide the needed level of up-front processing that canreduce data throughput through
the rest of the system.
In the third chapter, I introduce subthreshold conduction in field-effect transistors and
floating-gate transistors. The properties of transistors operating in the subthreshold current
regime, as opposed to the above threshold regime, off r exponential-based current-voltage
relationships that are advantageous for implementing computations. Reprogrammable floating-
gate transistors, which serve as part of the foundation of our anlog processing technology,
are presented.
In the fourth chapter, I present the computational, focal plne used for image sensing. It
provides a critical computational ability, but avoids large and complex processing circuitry
that can reduce image sensitivity. The functionality of thepixel array is discussed as well
as the experimental testing and characterization of it.
In the fifth chapter, I discuss the architecture of the imager. The individual subsystems
of the imager are each discussed. The mathematical functionand circuit implementation of
each is discussed along with the issues critical to their desgn.
In the sixth chapter, I elaborate on the circuit design challenges when processing with
small currents that vary over multiple orders of magnitude.Tunable current mirrors, which
provide the foundation for computation capabilities are heavily discussed. To extend the
speed of the operations and provide the ability to process small input currents, logarithmic
transimpedance amplifiers are given. The analytical relationship of power consumption to
dynamic range is given along with circuits that improve power consumption by dynamically
changing gain. Limitations of these circuits in terms of distortion and noise are given. Also,
a circuit the can convert a bidirectional current input intoa logarithmic representation is
presented.
x
In the seventh chapter, I discuss the limitations of the computational pixel plane, in-
cluding mismatch characteristics. The aggregate eff cts of mismatch are studied and the
process of removing the dominant components of error is given.
In the eighth chapter, I discuss an application, compressivsensing, and how the unique
capabilities presented by the computational image sensor are suited for it. Compressive
sensing takes advantage of a small amount of a priori knowledge to greatly reduce the
number of samples of a signal that must be taken. The idea is strongly related to the con-
cept reducing data in the front-end of a system to reduce component throughputs. Even
though this imager was not explicitly designed for compressive ensing, the flexibility and
reprogrammability built into the design allowed the use of it in the compressive sensing
framework. This exemplifies the advantages of reconfigurable nd reprogrammable sys-
tems.
In the ninth chapter, I analyzed the resulting images from the hardware. Unlike tra-
ditional images sensors, the outputs of this IC are computation l results, not raw data.
However, this IC can be configured to output raw images as well, allowing a comparison
between the two. In particular, a discreet cosine transform(DCT) output is compared to a
standard image output.
In the tenth chapter, I summarize the contributions of my thesis work.
1
CHAPTER 1
INTEGRATED REPROGRAMMABLE ANALOG IMAGE
PROCESSING
Vision systems must transduce, transfer, and process largequantites of visual informa-
tion. Typically, the front-end of this sequence falls naturlly in the analog domain, while
the back-end processing is done mostly in the context of digital processing. The evolu-
tion of digital signal processing (DSP) theory and powerfuldigital hardware has created
a wealth of opportunities to exploit application-specific integrated circuits (ASICs), field
programmable gate arrays (FPGAs), and digital signal processors (DSPs). However, analog
circuits have a history of real-time computation and are particularly well suited for sensory
interface applications.
Unfortunately, large analog systems have been difficult to implement, primarily because
they suffer from the effects of mismatch in circuit components. Handling these mismatches
in a systematic manner throughout the system design is difficult. Layout techniques aimed
at reducing mismatch require more area and higher power consumption. Another short-
coming of analog systems has been the lack of reprogrammability or memory that exists in
their digital counterparts. Now, as a developing technology, analog floating-gate transistor
techniques address many of these issues, providing tunability to analog circuits that allow
for matching, reprogrammability, memory, and computation. Thus, the abilities of analog
circuitry to naturally handle sensory signals and perform certain low-power computations
can be harnessed in large-scale, reprogrammable integrated systems.
The objective of this research is to investigate a use of reprogrammable, analog com-
putational technology integrated with sensing hardware bybuilding and testing a repro-
grammable, analog processing imager. The goal is to obtain an understanding of some
of the possibilities and challenges in low-current, wide-range sensing and real-world sig-
nal processing with reprogrammable analog circuitry. The imager IC is integrated into a
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mixed-signal processing system to evaluate discrete cosine tra sforms (DCTs) and other al-
gorithms developed for dynamic-resolution sensing and classification. The programmable
computation and interface on the imager IC provides the ability to eventually create unique
feedback paths from computations to front-end computationl sensory.
Feedback from processing to sensing can serve as the foundatio for a variety of adapt-
able systems to be developed in the future. These adaptable integrated circuits and systems
will selectively and intelligently acquire visual information instead of simply piping along
large amounts of pixel data. The development of reprogrammable or reconfigurable com-
ponents will drive the development of high-level algorithms and robust systems. Possible
end-user applications of efficient, intelligent sensors include airport surveillance and secu-
rity, unmanned aerial vehicles (UAVs), low-power remote field sensors, mobile personal
devices, traffic monitoring, human-computer interfacing, face recognitio , biometrics, and
assistive devices for the visually impaired.
As discussed in [1–3], the basic architecture used in this research results in large power
savings by moving digital processing into the low-power analog domain while maintaining
reconfigurability. Figure 1.1 illustrates this concept using JPEG compression. The dashed
lines encompass reconfigurable components. In Figure 1.1(a), an FPGA receives digital
signals from analog-to-digital converters and performs all of the needed computations in
the digital domain. Figure 1.1(a) shows the DCT operation bei g performed on-chip in
the analog domain. The computational elements remain reconfigurable, utilizing analog
floating-gate technology.
1.1 Reprogrammable Analog Hardware
Reprogrammablity in hardware systems has proved to be a crucial asset in technology
development chains, starting from research and going all the way to marketable products.
Reprogrammable platforms enable rapid research and developm nt, since several iterations
of designs can be tested and analyzed in a short time comparedto the weeks or months that
3
Figure 1.1. Reconfigurable transform imager system with (a)digital processing and (b) mixed-signal
processing.
IC fabrications can take. Though they are not optimized for every application, their ten-
dency to be well characterized before application-specificdevelopment commences leads
to effective high-level optimizations. These advantages, alongwith mass-quantity produc-
tion, offer low initial development costs for application developers. Furthermore, in-field
reprogrammability allows bug fixes, performance tweaking,and feature set expansion after
the product has been deployed. Most of these flexibilities arpresently associated with dig-
ital systems. Analog reprogrammable technology can be usedto make low-power analog
systems versatile so that the same benefits can be realized inanalog processing.
Even though reprogrammability comes at a considerable costin digital systems, pro-
grammable parameters are an inherent part of analog floating-gate hardware. Reprogrammable
analog components have been shown to be very efficient power when compared to thier
digital counterparts. Therefore, in a reprogrammable sensing and processing system, it is
expected that power saving can be achieved when computational analog components are
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integrated into the required front-end analog subsystem. This can reduce the digital subsys-
tem power consumption and, consequently, overall system power efficiency. In [4], repro-
grammable floating-gate vector-matrix multiplier cells were shown with 3.7 GMAC/s/mW
efficiency (MAC/s/mW = 1 multiply accumulate per second per milliwat). Low-power
DSPs operate with efficiencies at about 10 MMAC/s/mW [5]. In [6], an FPGA perform-
ing JPEG compression on a 104×128 video at 25 fps saved 146 mW by removing the
two-dimensional discrete cosine transform (2-D DCT) operations. In contrast to the repro-
grammable digital systems, a custom, low-power 2-D DCT ASIC, which was designed on
a process similar to the one used for some of the imagers designed n this work, performs
an 8×8 2-D DCT. That operation is the equivalent of two matrix multiplications, and is per-
formed at 2.34 million blocks per second using 10 mW [7] of power. This is the equivalent
of 46.8 million 8-by-8 matrix multiplications per second per milliwat, or 24 GMAC/s/mW.
However, this custom design achieves these results throughseveral optimizations and com-
putational reductions targeted specifically for a sole computation with completely fixed
values for the multiplications. This custom IC would perform the 2-D DCT operations the
FPGA did with only 22 uW. So, it is obvious that digital reprogammability is expensive.
This cost presents an opportunity for power savings using reprogrammable analog circuitry
and thus a motivation to explore the integration of reprogrammable analog computational
abilities into analog sensing circuitry.
1.2 Mixed-Mode Distributed Processing
With the ability to build tunable analog circuits, one can create smaller analog components
and levels of on-chip integration that approach those in digital systems. The compact size
of analog floating-gate computational elements enables thecreation of parallel, distributed
analog-processing structures that minimize transmissionpower consumption. However,
digital systems maintain advantages in high signal-to-noise-ratio (SNR) applications. This
5
is because cost increases logarithmically with SNR in digital systems and it increases lin-
early in analog systems (but only at lower SNR). At low SNR, analog computations can be
more efficient than digital computations[8].
With regard to image processing, several bits are typicallyused to represent pixel values
in the digital domain. A useful insight is that the number of bits required for the representa-
tion is not just for SNR, but also dynamic range. Wide dynamicrange capabilities are often
required when transmitting and processing physically-based signals. This is especially the
case with visual signals, as discussed in Section 2.3.
Even though analog computations have limited SNR because ofmismatch, certain cir-
cuit topologies can inheirently process signals with a widedynamic range. These analog
approaches are well suited for imaging applications because the relative level of actual in-
formation in each individual pixel is usually not very high.The underlying information is
usually contained in the collection of several pixels and dynamic range abilities represent
the capacity to capture and to process that information. It therefore becomes natural to
perform basic signal conditioning, classification, and data refinement in the analog domain
before passing essential information to the digital domainfor complex processing.
Early data reduction also has the advantage that it can reduce throughput requirements
and power consumption in later parts of the communication and processing chain. When
done in the analog domain, it reduces the requirements on digital-to-analog converters
(DACs), which consume significant power. Again, this is criti al in video applications
because the data volume is large. Even the cost of interchip communication should be
considered in video applications. This early data processing at the sensor interface is only




Modern CMOS imagers are opening a new field of possibilities for image sensing and
processing. CCD imagers have largely dominated the imagingmarket and produce the
highest-quality results, but they have the limitation of needing special processes that do not
allow for high levels of on-chip integration. Also, CCDs require high voltage generation
and consume more power than CMOS imagers. CMOS imaging technology, on the other
hand, can be implemented on standard, relatively low-cost CMOS processes. This allows
standard analog and digital circuitry to be integrated withthe image sensor onto a single
chip. This opens many opportunities for mixed-signal imageprocessing and has already
enabled circuit advancements that are making CMOS imagers anew standard in high-end
consumer cameras. A system-on-a-chip approach offers the ability to perform complex al-
gorithms in a small area with higher speed, lower power, and lower noise. Advancements
in CMOS imaging will allow for new imager applications and paradigms of image pro-
cessing. These low-cost smart imagers will facilitate the developement of complete vision
systems that can be integrated in low-power and mobile applications.
Functionally, when comparing CMOS imaging technology to CCD imaging technol-
ogy, a distinctive advantage is the ability to randomly access the pixels. While CCD im-
agers use a fixed, sequential access scheme to read the image,CMOS imagers can take
advantage of random access to pixel data. The design of a random access CMOS imager is
discussed in [9].
2.1 Basic Photoreceptor Circuits
The basic CMOS photoreceptor is a reverse-biased PN junction. As commonly known,
a reverse-biased diode normally conducts very little current. The reverse-biased voltage
connected to the diode adds to the built-in potential to create a barrier for charge carriers.
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With enough reverse-bias voltage, this barrier is large enough that very few carriers have
enough energy to overcome and cross the barrier. This sets the conditions to allow light-
induced currents to be predominant.
When photons strike near the junction, they can add energy toweakly-atom-bond elec-
trons [10]. If enough energy is emparted on an electron by thelig t, the electron is freed
from its bound state and can move freely. A primary factor fordetermining this is the
wavelenth of the light. The wavelength, along with the velocity of light, sets the frequency,
v. The frequency relates to the energy by a relationship described using Planck’s constant:
E = hv.
The freed electron and the vacancy it leaves behind are knownas photogenerated electron-
hole pairs. If the carriers are generated inside the space-charge region of a diode, the elec-
tric field there quickly pulls electrons and holes in the proper direction to create reverse-bias
current. This photon-induced current flow is what is used formeasuring the light intensity
at the sensor. If the carriers are generated outside the spac-ch rge region, they must ran-
domly diffuse into the junction without first recombining with an opposite charge carrier. A
larger space-charge region in the diode tends to successfully capture more light and convert
it to current. The efficiency of capturing and converting light is measured as quantum effi-
ciency. Factors affecting the space-charge region are the doping levels and thereverse-bias
potential applied.
In the photodiode, the current flow is proportional to the number of photons that fall on
or near the junction. This allows the photodiode to act as a light-controlled current source
in a circuit. It is not a perfect current source, since the voltage across the junction affects
the current flow somewhat. However, the effect is relatively minor. This behavior is also
experienced when using a transistor as a current source, which has current flow controlled
by not only the gate-to-source voltage, but also the drain-to-source voltage. This is called
the Early effect. It is modeled in small-signal model as a resistor in parallel with to the















Figure 2.1. Photo diode
and a diode.
To use the current from the photodiode, a current amplification or I-V conversion must
usually be performed. Figure 2.2 shows some basic photoreceptor circuits. Figure 2.2(a)
shows the basic current flow,Iphoto, which is proportional to the light falling on the reverse-
biased PN junction. Figure 2.2(b) shows a photodiode used asa current source in a source
follower configuration, producing a logarithmic light-to-v ltage conversion. To understand
the behavior of this configuration, one must realize that thecurrent flowing through the
photodiode in typical imaging applications is on the order of nanoamps or picoamps. This
small current flow though an NFET mandates a subthreshold anaysis of the circuit. In the
9









Since the source voltage appears in an exponential term in the current equation, the
output of this circuit will change logarithmically with changes in current. Outputs that
are logarithmically related to inputs have compressive characteristic that is often desirable.
This compressive behavior means that the circuit can handlei put changes over several
orders of magnitude while keeping the output changes at reasonable levels. Imaging appli-
cations often encounter light levels that vary by several orders of magnitude, even in the
same frame. Logarithmic compression can allow for successful capturing and processing of
these widely varying light intensities. Figure 2.2(c) shows a more typical logarithmic con-
version that uses a diode-connected PFET to give a voltage output that is logarithmically
proportional to the light level.
The last circuit, illustrated in Figure 2.2(d), shows one ofthe most widely established
CMOS imaging technologies, the Active Pixel Sensor (APS) [12]. This circuit takes advan-
tage of the inheirent capacitance of the PN junction to perform current integration for pro-
ducing a voltage. To begin, the reset transistor resets the capacitor, leaving it in a charged
state. Then, the reset transistor is turned off and the photodiode drains the capacitor at a
rate proportional to the light level. The voltage on the capacitor is actively buffered through
a source follower amplifier configuration. Here, the term active refers to the ability to gen-
erate an output signal with more power than is provided by theinput signal. This power is
drawn through a power input port connected to a power supply.
2.2 Active Pixel Sensor (APS) Imagers
Active pixels sensors are the most commonly used CMOS image sensor technology. To
evaluate the basics of the technology, an APS pixel was fabric ted and tested. The layout












      Phororeceptor 
(b) Source 
      Follower 
(c) Logarithmic 
      Photorecptor 
(d) Active 
      Pixel 
      Sensor  
Vout 
Iphoto 
Figure 2.2. Basic photoreceptor circuits. (a) The basic phot receptor is a reverse bias PN junction
which conducts a current proportional to the amount of light falling on the junction. (b)
The photoreceptor can be used as current source in configurations like the source follower
and (c) the logarithmic photoreceptor, which both perform logarithmic compression in the
current to voltage conversion. (d) The Active Pixel Sensor configuration uses an active
amplifier to generate the output. In the APS circuit the current is integrated on an implicit
capacitor and that voltage is given to the active amplifier.
transistor for the output amplifier is shared for a column of pixels, as illustrated in Figure
2.3.
Light filters were used to test the response of the pixel. Figure 2.4(a) shows the transient
voltage of the APS. The initial jump in voltage occurs with the reset signal, as seen in the
figure. When the reset signal is lowered, the combination of acap citive coupling effect and
a charge feed-through eff ct lowers the voltage on the diode capacitor. This is observed as
a sudden, small drop on the output voltage. Following this drop is the expected integration
of the current of the photodiode on the capacitor, causing the voltage to fall. Using a fixed
light source and various light absorption filters, the lightintensity on the sensor was varied
to produce seven levels of light with total variations over two orders of magnitude. The
brightest light level at the sensor occurred when using no filter, and is denoted by 100%
transmission. The lowest light level was created using a light filter that passes 1% of light
through. As expected, the integration slope is linearly propo tional to the light intensity
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Figure 2.3. Active Pixel Sensor (APS) array
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Figure 2.4. Measured APS pixel operation. (a) APS transientcurves with varying light using light
filters. (b) Extracted slopes
used for slope extraction and the expected the results are shown adjacently in 2.4(b).
2.3 High Dynamic Range Imaging Techniques
Wide dynamic range performance is critical in real-world sensors, especially in imagers.
The point is made by Yadid-Pecht and Fossum [13] that illuminations range from 10−3
lux at night, to 102 or 103 lux indoors, and to105 lux outdoors on a sunny day. Though
global adjustments could be made depending on the interscene light conditions, there is
the more difficult challenge of intrascene dynamic range. An imager viewing indoor and
outdoor conditions in the same frame must be able to sense widly ranging signals on a
short time scale. In conventional APS systems, long integraion times undesirably allow
voltage saturation, and short integration times cause the loss of dim light resolution. To
address this problem, Yadid-Pecht and Fossum used dual readout chains to read the pixels
twice in the same frame to achieve two different integration times.
Taking an alternative approach, Delbruck [14] uses focal-pl ne processing to solve the
problem of intrascene variations. Local, per-pixel pixel circuitry was used to adaptively
13
scale input signals according to local dynamics. With each pixel adapting individually,
many magnitudes of light could be sensed simultaneously. Itwas also shown that the
circuity overhead can be reduced by sharing the adaptive circuity amoung groups of pixels,
performing regional adaptation. .
Yang et al. also use focal-plane circuitry to solve the intrascene problem. They use a
ramp-compare ADC [15] that is shared between four pixels in the focal plane, to convert
signals. By varying the ramping cycles they can achieve manydifferent conversion scales.
Other techniques involve intrascene variance of integration time [16] by controlling when
a reset occurs for a given region of pixels. This requires an intellegent controller with a
memory.
2.4 Focal-Plane Processing
Neuromorphic VLSI is a field where circuits and systems are designed that mimic the
behavior or structure of biological systems in some way. In the neuromorphic community,
focal-plane processing became a focal point for an abundance of research. Focal-plane
processing approaches move some processing traditionallydone in DSP hardware to the
archetectural level of the pixel itself. This offers some unique computation and memory
advantages by creating a distributed processing network.
A sample focal-plane processing approach to image edge enhancement is shown in [17],
which uses several transistors in the pixel plane to emulatediffusion, mimicking biological
synapses. Figure 2.5 shows two approaches for implementingan edge enhancement with
a 3x3 kernel. In a traditional digital approach, computing the convolution at the center
element requires that all nine data values be read and storedin memory. Later, the mem-
ory is accessed as calculations are performed to produce thefinal result. In the second
approach, the convolutions are calculated in parallel at each pixel, while sensing, and the
result is read directly from the pixel array. If more processing must be done, the neuromor-









































































Figure 2.5. Architecture of traditional vs. focal plane processing. (a) In traditional imagers a certain
percentage of area is photosensor and the rest is for controland readout. (b) In neuromor-
phic sensors, processing circuitry is added to the pixels, us ally with intercommunication
between pixels.
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computation is similar to that seen in biology, especially in vision. Placing computational
elements in the pixels comes at the cost of a reduced fill factor, which is the percentage
of the pixel plane area that is used for the photosensors. Thenon-photosensor area of the
pixel is sometimes referred to as a “dead” region [16] and causes lose of detail or aliasing.
Some neuromorphic imagers have fill factors less than 5%, meaning that less than 5% of
the physical pixel area is photosensitive.
The advantage of focal-plane processing is the eliminationof the digital memory and
processor, which typically consume more power for the same lev l of computation. Trans-
mission power can also be saved. Chi et al. [18] use pixel-levl ADCs with change detec-
tion. The created system converts or senses only changes in the mage, and consequently
transmits less information digitally.
2.5 Integrated Sensing and Processing and Intellegent ICs
As discussed later, there are significant advantages to reducing data bandwidth requirments
early in the processing chain. There are also significant advantages inherent to performing
several operation on a single IC, since interchip communication is expensive. While it is
of primary importance to mobile and large distributed sensor networks, any system ben-
efits from an efficient utilization of resources. Therefore, sensors designd to efficiently
transduce only salient information and instead of raw data are desireable. As Figure 2.6
suggests, the goal ultimate is to sense information insteadof data. Ultimately the sensors
need to be intellegent enough to incorporate context. This context includes local observa-
tions, as well as the observations of other sensors, knowlege passed along from processing














Figure 2.6. Information Sensor. The standard sensor is regarded and utilized as a transducer that
converts a physical signal into an electrical signal with high fidelity to be processed later
down the line. This work creates a sensor which conveys information instead of raw data.
The ultimate goal is to create smart sensors with the the ability to selectively pass context-




SUBTHRESHOLD CONDUCTION AND FLOATING-GATE
TRANSISTORS
Developments in reprogrammable analog floating gate transistor have allowed com-
pact, power-efficient implementations of analog memory and unique computation l abil-
ities that have enabled a variety of non-traditional analogcircuit topologies [19]. Figure
3.1 depicts the basic structure of such a floating-gate transistor element. The figure shows
a PFET transistor utilizing a floating gate. The gate of the transistor has no DC path, re-
sistive or inductive, to ground. It only has conduction to other nodes through capacitive
coupling. The node itself is a piece of polysilicon completely insulated by silicon dioxide.
The unique computational abilities arise from a combination of the capacitive-coupling
properties, programmability, and use of the FET in the subthres old conduction regime.
3.1 Subthreshold Transistor Modeling
The following model for a MOS transistor operating in the subthreshold conductance

















The transistor’s current in subthreshold operation is predominantly a consequence of
diffusion, as opposed to drift, of carriers across the channel. The number of carriers avail-
able to diffuse is determined by a Fermi-distrubution and a potential barrier controlled by
the transistor node voltages. In many ways, the operation ismore similar to that of a bipolar
junction transistor (BJT) than that of an above-threshold MOSFET. As a consequence of
these characteristics, there is an exponential relationshp between current and voltage. An
intuitive explanation of this bahavior can be found in [20].
There are both forward and reverse components to the diffusion current. However, when
18
Floating Gate













Figure 3.1. Reprogrammable floating-gate transistor
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Vd − Vs becomes large, the forward component dominates, and the transistor is considered
to be in saturation. The second exponential term is dropped,and another term is added for












3.2 Subthreshold Floating-Gate Transistor Operation
A subthreshold-operating FGPFET is modeled by an equation similar to Equation 3.2, but











+ Vo f f set (3.4)
Vo f f set represents a summation of several static terms such as the tunn ling, substrate,
and well voltages. Another term comprisingVo f f set is the quantity of charge stored on the
floating node,Q, which adds a voltageQCtotal . This term is usually constant, except when is it
is being explicitly modified though techniques discussed inthe next section. Because theVg
term is in a exponential term in Equation 3.4, the floating-gate transistor conducts a current
proportional to the exponential summation of several voltages and a programmable offset.
The exponential summation allows for multiplicative operations and the programmable
offset provides the critical ability to tune circuit behavior.
3.3 Reprogrammable Analog Floating-Gate Transistors
The reduction of charge stored on the floating gate is done using hot-electron injection.












Figure 3.2. Hot-electron injection. Under the correct conditions, a carrier crossing the channel creates
a hole-electron pair at the drain through a process called impact ionization. The electron
created can have enough energy to overcome the thin oxide barrier and enter the floating
gate, becoming a part of the stored charge.
exists, some carriers (holes) will fall into the drain with enough energy to create an electron-
hole pair. The created electron may enter the channel and be pulled toward the gate. Then,
if it has been imparted with enough energy, the electron can cross the thin oxide and enter
the gate of the transistor, reducing the floating-gate charge.
Tunneling, on the other hand, increases charge on the node. Tunneling is performed
by applying a large potential to the tunnel input node. This creates a field across the oxide
at the tunneling junction large enough to induce tunneling of electrons through the silicon
dioxide barrier to the tunnel input node.
Fortunately, many reprogrammable FGPFETs can be compactlytiled to create banks
of analog memory and computational arrays. Figure 3.3 depicts a 2×2 array of FGPFETs.
























Figure 3.3. Floating-gate array programming. Programminga floating-gate transistor requires a suf-
ficient gate voltage to turn the transistor on and a sufficient drain voltage to allow creation
of hot electrons. These two controllable, necessary conditions allow a unique selection of a
transistor in a two-dimensional array for programming.
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two conditions that must be satisfied to program a transistor. The first condition for pro-
gramming is that the gate voltage of the transistor must be such that the FGPFET conducts
current. The second condition is that the drain must be at a low enough voltage to allow the
creation of hot electrons. These two conditions allow the uniq e selection of a transistor in
a 2-D array for programming.
Figure 3.3 shows a typical topology for a FGPFET array. Transistors share input gate
connections along rows, which are multiplexed between an on-voltage and an off-voltage.
Similarly, the drains are shared along columns and are multiplexed between two voltages.
With this scheme [21], if only one row is given a gate input voltage that turns a row on, and
only one column is given a low drain voltage, then only one transistor in the array will have
both sufficient conditions for injection. Global erase is achieved using a tunnel voltage that
is shared throughout the array. Typically, the programmingcycle for an array involves a




The core enabler of the computational image sensor presented her is a focal plane that
can perform matrix operations on incoming images. The focalplane is composed of com-
putational pixels that can sense light and perform computations. Each pixel performs light
sensing, multiplication, and addition. The pixels in the array operate in parallel, under the
control of periphery circuitry, to capture data and processes it using matrix multiplications.
In this chapter, applications of matrix multiplication forimage processing are explained,
along with a theoretical and experimental study of the computational pixels that implement
it.
4.1 Image Processing Using Matrix Operations
The separable transform image sensor can perform separable2-D filtering on an incoming
image. The capability can be described mathematically by the following matrix multipli-
cations:
Y = ATPB (4.1)
Here, the matrixAT defines how the columns ofP are filtered or transformed andB
defines the same for the rows. This formula can produce diff rent operations, such as low-
pass filtering, edge detection, and the Discrete Cosine Transform (DCT) (the fundamental
operation of JPEG compression) [22]. The available parameters and the flexibility in the
control of the application of computation allow this one IC to be programmed to perform
a versatile set of operations, Figure 4.1. Some explanationof filtering and transformations
































Figure 4.1. Reprogrammable computational image sensor. The imager has a fundamental computa-
tional capability to perform a matrix operation, Y = AT PσB , on selectable subregions of
the image,Pσ. By reprogramming the parameters and application of the operator, a verity
of operations like edge detection and 2-D discrete cosine transformations are accomplished.
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4.1.1 Signal Processing with Matrix Operations
A signal, which is simply a series of values, can be representd by a vector~v. If ~v is a
column vector, a matrix-vector multiplication,A~v, can represent a number of processing
operations on the signal. Of particular interest are two operations: change-of-basis and
convolution.
A change-of-basis (or change-of-coordinates) matrix is created by placing the new nor-
malized basis vectors, written with respect to the initial coordinate system, in the columns
of A and performing the matrix-vector multiplicationAT~v. A detailed description of chang-
ing basis is given in any basic linear algebra textbook. A motivation to perform a basis or
coordinate change is that some coordinate systems allow certain calculations and analyses
to be simplified. This is typically achieved by reducing the number of dimensions that
must be operated on or considered. Aside from simplificationof calculations and analysis,
a more reduced representation of a signal is useful storage purposes. It is often the case that
a coordinate system can be chosen such that certain dimensions of the data are commonly
insignificant and can be discarded or stored with reduced resolution. This is the essence
of data compression. The discreet-cosine-transform is onesuch commonly used coordi-
nate transformation and is used in image processing for JPEGcompression. In the process
of JPEG compression, a change of coordinate systems is perform d and then dimensions
of the data are discarded or stored with reduced resolution if they do not significantly or
desirably help describe the signal.
The second mentioned operation, convolution, is the foundation of most digital filtering:
y[n] =
∑∞
k=−∞ h[k]v[n − k]. A convolution operation can be represented in matrix formby
creating a convolution matrix,A, which has shifted versions of a convolution kernel in the
rows of A. The convolution is then written asA~v. For instance, a convolution kernel of





















































































h0 0 0 0 0 0 0 0
h1 h0 0 0 0 0 0 0
h2 h1 h0 0 0 0 0 0
0 h2 h1 h0 0 0 0 0
0 0 h2 h1 h0 0 0 0
0 0 0 h2 h1 h0 0 0
0 0 0 0 h2 h1 h0 0
0 0 0 0 0 h2 h1 h0
0 0 0 0 0 0 h2 h1






















































































































































h0 0 0 0 0 0 h2 h1
h1 h0 0 0 0 0 0 h2
h2 h1 h0 0 0 0 0 0
0 h2 h1 h0 0 0 0 0
0 0 h2 h1 h0 0 0 0
0 0 0 h2 h1 h0 0 0
0 0 0 0 h2 h1 h0 0


































































The first matrix creates a result that is of more length that the input, since the convo-
lution spreads the information in~v. To preserve the vector length, typically either the last
rows are left off or the second matrix is used. The second matrix is a circular convolution,
which is based on an assumption that the signal is repetitive.
4.1.2 Two-Dimensional Image Processing with Separable Transforms








P[k1, k2]h([n1 − k1, n2 − k2] (4.2)
If the convolution kernel h can be written ash[n1, n2] = h1[n1]h2[n2], then the transform


























h1[n1 − k1] (4.3)
































h1[0]h2[0] h1[0]h2[1] h1[0]h2[2] h1[0]h2[3]
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The condition of separability places this restriction on the structure of the convolution
kernel, disallowing an arbitrary selection of 2-D kernel coefficients. In the case of changing
basis, the requirement that a transform be separable creates the constraint that the change
of basis be implementable as a series of independent, 1-D change of basis operations in the
x and y directions. However, with the restriction of separable transforms, we are still left
with a large set of operations and flexibility.
Just as in the 1-D case, matrix notation can be used to represent separable, 2-D trans-
forms. Working with a 2-D signal,P, instead of a 1-D signal~v, we can describe an operation
on columns ofP in matrix notation:
Y = AV (4.4)
An operation on both the rows and the columns is represented lik this:
Y = ATPB (4.5)
The matrixAT defines how the columns ofP are filtered or transformed andB defines
the same for the rows. The convention of using a transposed matrix, AT , allows the same
matrix to be used forA andB if the operation on rows and columns is to be the same.
4.2 Computational Pixel Operation and Characterization
A computational pixel element is shown in Figure 4.2 that uses a differential pair to perform









Iphoto  or  Itail
(proportional to light)
Figure 4.2. Differential pixel
one starts with the subthreshold, differential pair that behaves according to a hyperbolic
tangent function as follows:
Idi f f = I






A brief set of characteristics of the curve created by a tanh fu ction is as follows:
1. Crosses through the origin.
2. Behaves like a linear function near zero.
3. Levels out to constants -1 and 1 at the respective ends.
Replacing the tail current for the differential pair with a photodiode current,Iphoto, and
linearizing the tanh expression gives the following:
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Idi f f = I





= Iphoto∗ M ∗ (V1 − V2) (4.7)





To definitively assure this expected behavior, several pixels have been characterized,
both as single elements and as part of arrays. Figure 4.3 shows a single I-V sweep of a
differential pixel in an array. The first thing to note is that the data curve in Figure 4.3 is
not centered vertically at zero, but is instead offset to an extracted pointImid =
Imax+Imin
2 . This
offset is caused by a combination of factors, including parasitic currents and the effects of
other pixels on the same readout line. The pixel’s voltage offset,Vo f f set, is defined as the
voltage where the pixel outputs the differential currentImid. Ideally, this would be 0 volts.
The current offset,Io f f set, is defined as the differential current output minusImid, when the
differential voltage input is 0 V. The linear range is the input vol age range in which the
pixel’s output current moves linearly with the voltage. Thegain, Gm, is the differential
voltage to differential current transconductance extracted from the slope of a line-fit in the




4.3 Validation of Voltage-Light Multiplication
The multiplication operation of the pixel is one between light intensity and a differen-
tial voltage, with a constant scalar multiplierκ2Ut . This operation assumes that the current
through the photodiode, and thus the height of the resultingta h curve, indeed scales lin-
early with light. It is also expected that the slope in the linear region does the same. The
concern would be that because the slope is affected by other parameters, namely, kappa (κ),
it may not maintain its linear relationship to voltage and light. Figure 4.4(a) shows several
I-V sweeps done at varying light intensities. The light intensity was controlled using light
30





















































Figure 4.3. Pixel characterization. This is the typical I-Vresponse and extracted parameters from a
voltage sweep of a pixel located in an array.
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absorption filters with known transmission levels. Transmission is meant here to be the
percentage of light passing through the filter. The lowest light level was produced using
a transmission level of 1%, while the highest level, 100%, was obtained using no filter at
all. Therefore, the range of light intensities was varied two orders of magnitude. Since the
pixel was in an array, it had associated current offsets that also moved with light intensity.
Figure 4.4(b) shows the same curves with their offsets removed. Again, the offset is taken
to be the average of the currents at the two extremities of thecurves. To isolate the eff ct
of the constant multiplier,κ2Ut , the height of the curves was normalized and the results are
shown in Figure 4.4(c). Smaller or larger values forκ would have caused corresponding
changes in the slopes.
To validate the linearity of the output with respect to light, Figure 4.5(a) shows the tail
current extracted from the height of the curves as a functionof light intensity. The linear
relation holds as expected. The offsets of the curves in Figure 4.4(a) are plotted in Figure
4.5(b). The linear relationship of the offsets results because the expected sources of the
error, parasitic junctions and other pixels in the column, produce currents proportional to
the light intensity. Figure 4.6 shows how the slope of the linar region scales appropriately
with light intensity. These results help validate the proper multiplication operation of the
pixel.
32













































































Figure 4.4. Pixel currents with varying intensity. These plots show output current vs. differential input
voltage for seven light intensities that vary by up to a factor of 100 from the lowest to
highest intensity using light absorption filters. (a) showsthe original data; (b) shows the
same curves with their offsets independently removed; (c) shows the same seven curves
normalized. The last plot shows the consistency of the shapeunder varying light intensities.
This verifies that the slope in the center scales with the height of the curve and that κ stays
constant.
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Figure 4.5. Photosensor tail current as a function of light intensity controlled using light absorption
filters. (a) shows that the photosensor current feeding the differential pair is linearly pro-
portional to the light intensity. (b) shows that the offset of the curve is also linearly propor-
tional.
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COMPUTATIONAL SENSING SYSTEM ARCHITECTURE
In this work, a versatile computational imager with a core capability of performing
separable transforms has been designed. Its capabilities include random access to the pixel
plane, random access to stored transforms, and a flexible control f how the transforms
are applied to different regions of the image. This enables dynamic and multiresolution
field-of-view capabilities such as that found those in [23].The system as shown in Figure
5.1 is entirely integrated on-chip, Figure 5.2, and is a progression toward larger resolution
imagers. The current imager was implemented on a 22.75mm2 die in a standard .35µm
CMOS process. The resolution is 256× 256 with a pixel size of 8µm× 8 µm. The system
is composed of the following: a random access analog memory,row and column selection
controls, a computational pixel array, logarithmic I-Vs, an analog vector matrix multiplier,
and a bidirectional I-V converter. This work follows [6], whic implemented a smaller,
block-transform imager system. Each redesigned piece focuses on higher bandwidth and
accuracy.
The fundamental capability of this imager can be described as a matrix transform:Yσ =
ATPσB, whereA andB are transformation matrices,Y is the output,P is the image, and
the subscriptσ denotes the selected subregion of the image under transform, Figure 5.3.
The regionσ is a 16x16 pixel block starting at an offset (8m,8n), where m and n are
positive integers. Offsets smaller than the support region allow transforms that can reduce
or eliminate blocking artifacts. For instance, separable convolutions with kernels up to size


























































Figure 5.1. Computational imager sensor system level diagram showing the blocks of circuitry that
implements the reprogrammable transform.


















































Figure 5.3. Computational imager sensor separable transform operation. The imager front-end is a
reprogrammable random access analog memory. A selected rowof coefficients,ai of size
1x16, is applied to a corresponding set of 16 rows starting atan offset 8m where m is an
arbitrary positive integer. Along those rows, each pixel senses light and converts it to a
differential current with a multiplication factor determined b y its row’s coefficient. Along
every row, currents are summed. A set of 16 column summationsare selected, again with an
offset of multiplicity 8, for multiplication by matrix B. Thus, a vector (aiPσ) BT is computed
where Pσ is the 16x16 sub-image undergoing transformation.
37
5.1 Computational Pixel Tile for In-Pixel A-Matrix Multipl ication
Figure 5.4 shows a schematic of an 8× 1 pixel tile. Each pixel is a photosensor and a
differential transistor pair, providing both a sensing capability and a multiplication. Pixels
along the same row of the imager share a single differential voltage input, which sets the
multiplication factor for the row. Pixels along a column combine their output currents,
producing a summation behavior. The tile also includes switches that group the 8 pixel
rows to a common digital enable line. When disabled, the pixels are switched off of the
column’s output line and onto a separate line with a fixed voltage, thus reducing the output
line capacitances and parasitic currents.
5.2 Random Access Analog Memory for the A-Matrix
A compact analog memory structure was used to implement the storage for theA matrix,
Fig. 5.5. It uses analog floating gates to store the coeffici nts of the transform matrix,
which means that no digital memory or DACs are required to feed th analog weighting
coefficients to the computational pixel array. The use of several DACs along with digital
memory would be costly in size and power. Building the memorystorage element into
the voltage generation structure avoids unnecessary signal ha dling and conversion, saving
size and power.
The basic structure of the analog memory is an amplifier connected as a follower, Fig-
ure 5.5(a). However, one of the differential pair transistors has been replaced with a re-
programmable bank of selectable analog floating-gate PFETs(FGPFET) , Figure 5.5(b).
Each FGPFET shares the same input,Vbias, but is programmed to a particular voltage offset
that sets a desired output voltage. The programming procedure inherently avoids issues
of voltage offsets due to mismatches in the transistors and in the op amp itself by directly
monitoring the output voltage in the programming cycle instead of the floating gate volt-
age. [6] discusses the general use of FGPFETs. Here, generating 16 differential outputs






























Figure 5.4. Pixel tile. Each tile contains 8 computational photo sensors and a set of switches which
connect the currents to the column output or a separate fixed bias.
a total of 32 rows and 16 columns of floating gates. Stacking the amplifiers together creates
a 2-D array of floating-gates in a convenient structure for parallel addressing and fits well
into floating-gate array programming schemes.
5.3 Current Sensing and Processing for B-Matrix Multiplication
The back-end circuitry of the imager was designed to handle the large line capacitances
and high dynamic range signals of the pixel array. Figure 5.5(b) shows logarithmic tran-


























































Figure 5.5. Random access analog float-gate biased memory. (a) Basic voltage buffer. (b) Input tran-








































































































Figure 5.7. Differential to single-ended I-V converter. (a)Schematic (b) I-V conversion DC characteris-
tic
to voltages. The logarithm is made possible by the subthreshold, exponential voltage-
to-current relationship of the feedback MOSFET, much like aBJT or diode implemen-
tation[24]. The internal amplifiers, with labeled gainA, both buffer the outputs of the
converter, providing the current for the load transistors,and create a large loop gain, fixing
(clamping) the input voltage. The amplifiers lower the effective input impedance seen at
the drain of the feedback transistor from1/gs, wheregs is the subthreshold source conduc-
tance of the FGPFET, to1/Ags. This low impedance is critical to sensing low currents in
the presence of large capacitance. Also, the transfer charateristics of the transimpedance
amplifiers can be matched by programming the FGPFETs. To greatly r duce power con-
sumption, an automatic gain control (AGC) amplifier was integrated into the design that
maintains speed and stability at various current levels. Because subthreshold transistor
source conductance,I/Ut, scales with input current, the gain,A, can be allowed to drop with
higher input currents while still maintaining the effective low input impedance and stability.
The AGC amplifier lowers its gain at higher output voltages, which correspond to larger
input currents.
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The log amp plays an integral role in the analog vector matrixmultiplier (VMM), which
performs theB matrix multiplication. As shown in Figure 5.5(c), every FGPFET in the ar-
ray coupled with the respective row’s log amp forms a wide-range, programmable gain
current mirror. The current mirror utilizes the sources of the ransistors for signal prop-
agation instead of using the gates, as in [4], minimizing power law errors resulting from
mismatches in gate-to-surface coupling. Each quadruplet of VMM FGPFETs corresponds
to one coefficient in B. For a fully differential multiplication,w, the programmed gains
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. All VMM transistors along a row share
the same input signal and perform their respective multiplications in parallel. The output
currents are summed along the columns. The resulting differential current output vector is
a vector-matrix multiplicationvB. A similar single-ended structure is shown in [25], but
does not emphasize low input impedance. Also, they use a current mirror on the front-end
which introduces a possible kappa mismatch problem. A differential voltage-mode VMM
is shown in [26], but does not have good dynamic range since itis built around voltage and
not current multiplication. Current-mode techniques are usually required for processing
wide dynamic range signals.
Lastly, a differential to single-ended I-V conversion structure, shown in Figure 5.5(c),
was added to the back-end of the vector matrix multiplier. The output response is shown in
Figure 5.5(d) with large dynamic range. The current subtraction which converts the differ-
ential signal to a single-ended signal is performed using a current mirror that also utilizes
the source node for signal propagation. Though a gain error may occur because of thresh-
old voltage mismatch, this is easily accounted for when programming the corresponding
column of the VMM. Following the subtraction, a novel bidirectional current-to-voltage
converter is used. This structure also utilizes a AGC amplifier, which loses gain as the
output deviates from the zero current output voltage.






































Figure 5.8. Multiplicative response of a programmable current mirror
programmable current mirrors described above. The four transistors were programmed
at various levels to perform several multiplications. As shown, nominal operation over
several orders of magnitude is possible. To precisely quantify the operational range, we
programmed a single element of the current mirror and lookedat the variance ofIoutI in over
wide ranges. We were able to obtain a 2.5% error over three ordrs of magnitude at a
multiplication of 1.5.
Figure 5.9 shows several preliminary results from the imager. Figure 5.9(a) shows a
window view of a parking lot and parking structure, Figure 5.9(b) is the same image with a
logarithm applied. The logarithm shows the dark window silli captured in the same image
with the bright outdoors. Figure 5.9(c) shows a 1-D DCT computed in the pixel plane and
Figure 5.9(d) shows an ideal inverse DCT of that result. The successful reconstruction
shows the correctness of the DCT computation. The log of the reconstruction, Figure





Figure 5.9. Preliminary image results of a parking lot and garage from a window view. (a) Identity
Transform (b) Log of identity transform result (c) 1-D DCT co mputed in the pixel plan (d)
Ideal inverse of DCT result (e) Log of inverse DCT result
5.4 Archetecture Improvements
One issue with the previously mentioned architecture is that small currents are routed
through multiple switches and along lengthly wires betweenthe pixels and the logarith-
mic amplifiers located at the VMM. The switches introduce leakage currents and charge
injection during digital control transistions. In the worst case, the transistions can cause
momentary rapid decreases in current that the logarithmic aplifiers are not designed to
handle. If the logarithmic amplifer can not respond by turning off its current in time, the
line becomes overcharged to a high voltage. The recovery process involves discarging the
line via the signal current, which can be small. Thus, these rcovery times can be large. The


















































Figure 5.10. Computational imager sensor system level diagram showing the blocks of circuitry that
implements the reprogrammable transform.
charges from these lines and effect the current measurements. These eff cts mentioned here
are difficult or impossible to eliminate.
A better choice for signal propagation along such lengthly paths is voltage-mode sig-
naling. To facilitate this, I moved the logarithmic amplifers closer to the pixels in the most
recent version of image sensor IC. Instead of being placed atthe front-end of the VMM, as
shown in Figure 5.1, they have been directly attactched to pixel column outputs, as shown
in Figure 5.10. This lowers the bandwith requirements of thelogamps, but they must now
be placed at the output of every pixel column, requiring a compact design. In fact, because
the system is differential, two are required per pixel column. Furthermore, th outputs of
the amplifiers from different rows mucs be nearly perfectly matched to eliminate fixed,
column-based offset patterns in the results.
A suitable design for for such an array of compact, matched logarithmic converters is
shown in Figure 5.11. It includes a simplified, automatic-gain amplifier followed by a volt-























Figure 5.11. Pixel output logarithmic amplifiers.
buffer design is the use of bulk-to-source connections in the input PMOS transistors, M11
and M12, to avoid dependancies on mismatched gate-to-surface coupling coefficients,κ.
Also of key importance is the use of floating-gate transistors, M15 and M16, for offset
trimming. The offset cancelization structure is found in [27]. Unlike the version discussed
there, I needed to create a PFET-input amplifier, which requis NFET floating-gate tran-
sistors for offset cancellization. I found that additional set of cascode transistors, M17 and
M18, were needed to fix the current in the floating-gate transistors, M15 and M16, well
enough to acheive high gain and low distortion. This is beacuse there is not enough space
to provide a large capacitance at the floating gates of M17 andM18. Though the testing
data is not presented here, the applifiers were included in a the updated IC design, Figure
5.12, and have been found to be functional and programmable.
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Figure 5.12. Newest image sensor IC die photo
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CHAPTER 6
SENSING AND PROCESSING LOW CURRENT, WIDE DYNAMIC
RANGE SIGNALS
One of the greatest challenges in sensing and processing is often dynamic range. Though
many systems achieve acceptable SNR in certain signal ranges, they may not necessarily
handle widely varying dynamic signals. Some systems incorporate tunable parameters to
handle slowly varying DC and AC levels, but the real-world performance is often dic-
tated by the ability to handle signals that vary on small timescales. Translinear techniques
that use logarithmic compression to process signals are commonly used to process widely
ranging signals. To our benefit, MOSFET transistors operating in the subthreshold regime
inherently offer the ability to perform translinear operations, which canbe used compress
the signal before processing, since the voltage to current relationship involves an exponen-
tial. Using logarithmic representations of the signals, particularly in imaging, is a very
natural way to handle signals. In fact, the human visual system is known to utilize loga-
rithmic scales in the process of perception. A logarithmic conversion scales signal changes
relative to the average signal value. The effect is that the absolute precision of the system
is inversely proportional to the magnitude of the incoming signal so that relative precision
is maintained. As a result, small signals are represented with enough precision and large
signals are not represented with too much precision. As it turns out, relative signals, rather
than absolute, are usually desired in most systems where wide ranges are involved. The dif-
ficulty in building such systems is in the trade-off between speed and power. Low currents
usually coincide with slow speeds because of the presence ofparasitic capacitances. Han-
dling both low and high currents is particularly difficult because typical feedback systems
require a power consumption proportional to dynamic range.
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6.1 Programmable Subthreshold Current Mirroring
An examination of the basic current mirror in Figure 6.1(a) illuminates the points of con-
cern when processing with subthreshold currents. The objective of a current mirror is to
produce a currentIout which is proportional to the input currentI in. This is done by cascad-
ing a current to voltage conversion and a voltage to current co version. First, a current is
pulled through the input transistor and the voltageVg settles at a point that satisfies the I-V


























































. Attention to the exponentκ2
κ1
in Equation 6.3 is important when working
in a system with large dynamic range. Values of the ratio other t an unity cause a power
law relationship with errors that grow disproportionally to the input signal. For example,
assume thatα could be controlled such that at at some input current,I in = I in0, the output




in0 . However, whenI in =
m× I in0, the result isIout = m
κ2
κ1 × I in0 = I in × (m
κ2
κ1
−1). So, even ifκ1 andκ2 match with 1%

















Figure 6.1. Current mirrors(a) Simple current mirror utili zing the gate voltages to mirror the current.
(b) Active current mirrors utilizing the source voltage to mirror currents. The amplifier
creates a high gain feedback loop which speeds the response at the input node while pro-
viding drive strength for the source nodes. (c) A tunable gain, subthreshold current mirror.
The gain is set by the differenceVg1 − Vg2. This structure allows reprogrammable gain
and mismatch compensation. Utilization of source voltage variation to mirror the current
avoids the power law mismatch due to kappa variance between the two transistors. (d) A
floating-gate programmable gain subthreshold current mirror, utilizing built-in storage.
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One solution to kappa mismatch is to utilize a structure which does not rely on kappa
matching. Figure 6.1(b) shows such a structure which utilizes the source instead of the gate
for signal conveyance. In this structure the input-output current relationship is as follows:






Here, we do not incur the power law, only a constant multiplicative error set by the
subtractionκ1 − κ2 and the ratioI0,2I0,1 , which is caused by mismatches in transistor sizes and
threshold voltages. By creating a voltage difference on the gates of the transistors, as shown
in Figure 6.1(c), a multiplication (or division) can be set as follows:






Equation 6.5 shows that the two gate voltages can be adjustedto compensate for mis-
matches in sizes and threshold voltages, while also providing a desired multiplication. An
exploration of this topic is given in [28], where a variety ofstructures with input clamping
and tunable gain based on applied control voltages are shown.
Floating-gate transistors offer another particularly flexible option for setting the gainof
the transistors. In the implementation shown in Figure 6.1(d), the offset voltages can be
programmed as charges on the floating node associated with each mirror transistor. This
implementation avoids the requirement of a unique voltage source and buffer for every gate,
which is very cumbersome for large arrays.
The implementation of large arrays of tunable or programmable mirrors imposes certain
restrictions on the performance of the mirrors. In general,capacitor and/or a buffer is used
to steady the gate voltage, but the overlap capacitance between the source and drain will
couple the varying source voltage onto the gate. This causesundesired fluctuations on the










































Figure 6.2. Source to gate coupling. The effect of the source on the otherwise fixed gate is dependent
on the frequency, gate-to-source overlap capacitance, total gate node capacitance, and the
DC resistance to ground set by any amplifiers driving the node.
R is∞ for a floating gate since no connection is made to the gate. In the case where the
gate node is driven with a source-follower, R is1/gs. In the case it is driven by an amplifier
with unity gain feedback, R is1/gm. Figure 6.2 is a useful visualization for interpreting this




, the coupling is frequency dependent, potentially limiting the operational speed
of the structure. The magnitude of the voltage movement is determined by transfer curve
set by the node resistance and the overlap capacitance,ω2 = 1RCov. Larger values forω2 shift
the curve to the right, lowering the response at the lower frequencies. Above the frequency
ω1, the coupling is limited by ratio of the overlap capacitanceto the total capacitance. For
a floating-gate transistor, the corner occurs at 0 Hz, so the transfer function is a constant
Cov/CT . In summary, the overlap capacitance should be small compared to the conductance,
1/R, setting the node, or it should be small compared to the totalnode capacitance. The
same issue exists for the drain, but the assumption here is that the drain is held fixed by




















Figure 6.3. Logarithmic transimpedance amplifier topologies. (a) common drain (b) common gate
6.2 Logarithmic Transimpedance Amplifiers
Figure 6.3 shows two topologies for logarithmic transimpedance amplifiers (logamps). In
both structures, transistor M1 is kept in subthreshold operation. This enables the logarith-
mic conversion from input currentI in to output voltageVout. The transfer function of the
































For comparision, Figure 6.4 shows a simple logarithmic current-to-votlage converter.
It has good output voltage driving capability, but poor (large) input resistance which could
be inadiquate for large input capacitances and small input currents. It transfer function is
as follows:






















The approximations assume that the gain A is very large. The input-referred error of this












Figure 6.4. Simple I-V. Output drive is provided, but not a low input resistance.
in M2 over several orders of magnitude of current. This can becalculated using the full
expressions for changes in voltage given in eqations 6.7 and6.9, and applying those to the
gate of an NFET and source of a PFET respectively.
If the equations for the outputs of the circuits in Figures 6.3 and 6.4 are placed into
the formI in = c(I in)
1
1+α , their performaces with different values forA, the internal amplifier
gain, can be compared. Assumingα<< 1, the following expression describes the error
introduced when the input current changes over a range bounded byI in0 andm× I in0.
%Error = −αln(m) × 100≈ −α × 230× log10(m)










common-drain logamp. For comparision, the buffer in the simple I-V converter in Fig-
ure 6.4 creates an alpha of1/A. The common-drain logamp parameter includes the eff ct
of kappa mismatch in transistors. Even assuming the kappa values matched perfectly, the
common-gate amplifier would still be better than the common-drain configuration by a fac-












Figure 6.5. Logarithmic transimpedance amplifier noise sources.
sense low pixel currents on the readout lines. There are manytr de-offs between the two de-
signs, but a particular advantage of the common-gate topology is the upper bound on speed.
The Miller-effect of the gate-to-source capacitance in the common drain configuration lim-
its the achievable bandwidth toI/(UtCgs). The Miller-effect is the effective multiplication of
a capacitor by the gain of an amplifier when that capacitor is placed a the negative feed-
back path across that amplifier. We chose to use the common-gate logamp because of the
superior speed and accuracy when used in a current mirror.
6.2.1 Noise
When designing a logarithmic amplifier, one needs to consider the noise contribution of
the internal amplifier and the the noise of the feedback element. There is a near continuum
of design variations depending on the requirements of the systems, but for this discussion
we will consider that the internal amplifier is acting as a voltage amplifier with a single
pole,A 11+sτA , independent of the feedback current. As shown in Figure 6.5, which depicts
a common-gate feedback topology, there two noise components to consider: the lumped
amplifier voltage noise,v2n, and the transistor current noise,i
2
n. A full expression for output
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noise can be derived as
Vout = G































Referring the noise to the input gives another view, relatedto the level of input signal that
can be sensed:




































For comparison, a common-drain topology is given here:




































In equations 6.11 and 6.12 the contributions of the noise components,in and vn are
seen. The noise from the feedback transistor,in, appears like a noise source at the input
node in parallel with the input signal. The noise from the amplifier, vn, is attached to a more
interesting expression.
The noise from the amplifier is divided down by the frequency-dependent gain of the
feedback element. While this might sound advantageous, onemust realize that the feedback
gain is likely less than 1 at the frequency of interest. It is illustrated in Figure 6.6(a) that the
gain of the feedback element drops below 1 at a certain point.In fact, a major purpose of the
negative feedback loop is to boost the speed of operation beyond the unity gain frequency
of a single transistor. Since the amplifier noise is divided by the feedback gain, the inverse
gives the amplifications. Figure 6.6(b) shows that past a cert in point, the amplifier’s noise
is multiplied up by values greater than 1. So, the amplifier should be designed with this in
mind.
Even if the amplifier could be designed so that its noise contribution was negligible, the
noise contribution from the feedback transistor remains asan inherent characteristic of the
system. The noise in this device arises from the same statistic l randomness that causes
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noise in the current being measured. So, it and the input source should be considered. In
the end, for low currents and fast speeds, one faces the physical phenomenon of quantized
charge movement. More insight can be drawn by thinking of thecurrent measurement
task as electron counting. The fundamental problem can be realized by treating the current
as the movement of discrete quantities of charge,q, according to a Poisson process with
parameterλ.
In a given time,T, with an average current level,I , the number of carriers,n , passing a





A Poisson process has a variance and mean that are equal. Theyare given by a character-

















Simply stated, if the desired SNR is 100, we can can not measura current in less time
than it takes 1002 electrons to pass. For any current- measurment circuit the following
equation gives a lower bound on the sampling period as a function of current and SNR:





For an SNR of 100, or 40dB, and 1nA current, the maximum sampling frequency is
624KHz. In the case where the input signal is in the presence of a large offset current, the














































































Figure 6.6. Logarithmic amplifier feedback element gain. (a) Feedback element gain for common-
gate and common-drain topologies. (b) The inverse shows thegain affecting the internal
amplifier’s noise contribution, since the noise of the amplifier is divided by the feedback
gain. In the area of interest, beyond the unity gain frequency of the feedback devices, the
common-gate has a small advantage.
to include the offset current:
fs <
Isignal+ Io f f set
q · S NR2
(





q · S NR2
×
Isignal
(Isignal+ Io f f set)
,
So, to detect 1nAsignal with 1% accuracy in the presence of a 100 nA offset, the achievable
frequency is limited to 6.18 kHz. Attempts to remove the offset current by sampling it and
producing a canceling current at the input would not help, since the canceling currents
would contribute the same noise. Keeping the offset currents small from the beginning is,
therefore, essential in such low-current sensing architectur s.
6.2.1.1 Power Dissipation
Considering the logamp as a two pole system and analyzing power requirements, the re-
quired gain of the amplifier is determined by the desired bandwidth, the minimum input








With the input node setting the dominant open-loop pole, we require the second open-










Equation 6.19 is very important because it shows the dependence of the power dissipa-
tion on the design parameters. One can correlate power consumption with the required
transconductanceGm. In subthreshold operation, transistor transconductances ar linearly
proportional to current and power. In above-threshold operation, the transconductance is
proportional to the square root of the current and power. Therefore, the power is propor-
tional to dynamic range, input and output capacitances, andthe square of bandwidth, but is





The dependence on dynamic range can be reduced if the amplifier is made to be adapt-
able. One method examined was the lowering of output resistance, and consequently gain,
at higher input currents. Also examined was increasing theGm dynamically by changing
the tail current in the amplifier, though in worst case, when the input currents are high,
this does not yield any power savings. Theoretically, a perfect compensation scheme that
adjusts output resistance inversely to input current wouldcompletely remove the dynamic
range power dependence.
In the choosen design, we a multiple stage amplifier was used.Multiple stages often





























Figure 6.7. Dynamic amplifier. This amplifier will vary its gain as the output moves away from the tun-
able point of maximum gain. This is used in both the current mirrors and the bidirectional
I-V converter to produce an automatic gain control dependent on the input current levels.
The gain is highest when the inputs currents are small, providing the most loop gain and
speedup, and lowest when the currents are high, minimizing the power requirements for
stability.
an automatically varying resistance that is internal to theamplifier. Figure 6.7 shows the
design. The two variable resistances are seen looking into the sources of Mn and Mp.
The maximum gain point can be adjusted by moving the bias voltages at the gates of the
transistors.
6.3 Bi-Directional Compressive Transimpedance Amplifier
Bidirectional current-to-voltage conversion is a particularly difficult problem. The single-
ended approaches discussed relied on some amount of input current flow to operate. If the
input current were to go to zero, the feedback transistor would turn off, leading to very
slow operation. In the bidirectional case, the converter must be able to operate with no

























Figure 6.8. Bidirectional I-Vs. (a) Simple Compressive I-V(b) High-speed, low-current differential-to-
single-ended I-V converter
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In Figure 6.8(a), a simple circuit is shown which converts a bidirectional input current to
a voltage. The structure is biased such that there is always abias currentIb flowing through
the devices, eliminating the speed concern at zero input current. Utilizing subthreshold
transistor exponential characteristics, one can write theinput current as
I in = −Ib(e−4Vout/Ut − e−4Vout/Ut) = 2Ibsinh(4Vout/Ut) (6.21)
Solving for∆Vout we get




Ib must be chosen to satisfy both the converter’s sensitivity requirements and the con-
verter’s minimum speed requirements. This creates a trade-off since the sensitivity is in-
versely proportional toIb while the minimum speed is directly proportional toIb. This is
because the bandwidth of a subthreshold transistor,gmC , is directly proportional toI .
To achieve higher speeds at low currents, feedback was used to lower the input resis-
tance. The circuit is shown in Figure 6.8(b). The structure op rates in a similar fashion
to the common-gate transimpedance amplifier, utilizing theexponential current-to-voltage
relationships at the sources of the feedback transistors. The source followers introduce the
appropriate offsets so that when the input current is zero, there is still a bias current running
through the feedback transistors. Without this offset, the transistors would have to operate
without source-to-drain current when the input current is near zero, rendering them ex-
tremely slow. Higher bias currents increase the speed of operation at lower input currents,
but reduce the low-current resolution, just as in the non-feedback counterpart. The follow-
ers act to provide appropriate source voltages to each feedback transistor. The NMOS and
PMOS transistors share their drain terminal. The NMOS requir s a source voltage that is
lower then the drain voltage and the PMOS requires a source voltage that is above the drain
voltage. Without the individual level-shifting source followers, these conditions could not
be both satisfied for all output currents.
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This structure has a similar transfer characteristic to thenon-feedback version, but
the sign is negated. In addition, because the followers havediff rent gains,κp, f ollower and
κn, f ollower, an asymmetry is introduced in the transfer characteristic. The complete transfer
characteristic is









It can be approximated as two separate functions when∆Vout 0,















Thus, as the input current becomes large, the converter approximates a logarithmic
compression. This bi-directional converter is very usefulin applications where support




MISMATCH AND OFFSET REMOVAL
An understanding of the non-idealities of this or any systemis crucial to effective sys-
tem utilization and possible compensation of errors. In this pixel plane, there is a massive
collection of parallel multiply-accumulate cells. Unfortunately, each device varies, intro-
ducing undesirable errors. The sources of error include transistor threshold mismatches,
photodiode mismatches, and parasitic light-sensitive junctio s.
7.1 Pixel Array Characteristics and Mismatch
Column offsets are common in imager architectures, including active pix l sensor (APS)
imagers [29]. In APS imagers, the column offsets have been attributed mostly to offsets in
column amplifiers. Fixed pattern noise is treated as a combinatio of a column offset and
pixel offsets. In our imager, the distinction is that the individual pixel offsets create a large
cumulative contribution to the column offsets. The column readout circuitry still creates
additional offsets. This and other parasitic effects common to column readout lines can
cause offsets,which are most observable under uniform illuminationexposure.
Figure 7.1 shows the extraction ofImid, as described in section 4.2, for a two-dimensional
pixel array. The column effects are clearly visible here. To understand and then remove
these errors, a series of experiments were performed. This resulted in attributing the source
of column errors to the aggregate error of the pixels on the column.
If mismatches in the threshold voltages of the two transistors occur, a horizontal voltage
offset of the curve results. W/L mismatches have much less of an effect than threshold
voltageVt, sinceVt is in an exponential along withV+ andV− in the subthreshold model,
while W/L is not. The voltage offset is multiplied by the negative transconductance of the
differential pair,−Gm, to produce an offset current. The offset currents are aggregated along



































Figure 7.1. Current offsets showing large column striations (column offsets)
Imid andVo f f set can be seen in Figure 7.2, which shows the mean voltage offs ts and mean
current offsets for each column of a pixel array. The correlation is not perfect because there
are other factors in the column offsets that are described later.
There are several parasitic reverse-biased diode junctions along the column line that
exhibit leakage current. These junctions are subjected to light, which means that they act as
parasitic photodiodes. The combination of parasitic photodi des and the voltage offsets of
each pixel creates an image-dependent offset in each column. It is dependent on the image
because the amount of light falling on each pixel and each parasitic junction determines
the contributions to the column offset. Image dependence simply means the offset will not
be constant. This makes removing it more difficult than simply subtracting a constant from
each column or applying a scale factor.
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Figure 7.2. Average column voltage offsets and column current offsets. As expected positive voltage
offsets correlate with negative current offsets.
Also affecting results in the characterization chips used were electrostatic discharge
(ESD) protection on the output lines. ESD protection was imple ented using reverse-
biased diodes to power and ground. These reverse-biased diodes unfortunately act as large
photodiodes and cannot be covered by metal. To reduce the effects of the diode protection,
later characterization chips moved the diode protection away from the edge of the chip so
that they could be better shielded from light using top-level m tal layers.
The next parameter for discussion is the gain in the linear region, denoted byGm in










Iphoto can be found experimentally by using the fact that the heightof the tanh curve is
2 ∗ Iphoto. Taking the difference of the two extremities of the tanh curve gives us the value
needed to solve for kappa with the assumption thatUt is based on room temperature.
To measure the variation of parameters over an array of pixels, individual I-V sweeps
were taken. The extracted parameters are shown in Figures 7.3, 7.4, 7.5, and 7.6.












































Figure 7.3. Gain mismatch. (a)Gain as a function of pixel position. (b)Histogram of gains (outer 8








































































































































Figure 7.6. Voltage offsets. (a)Absolute voltage offsets of differential pairs as a function of pixel posi-
tion. (b)Histogram of voltage offsets
Table 7.1. Pixel statistics extracted from a pixel array
Mean Std. Dev.
Gain 2117.4 pA/V 33.6 pA/V
Linear Range 54.4 mV 4.3 mV
Vo f f set 4.9 mV 10.0 mV
∣
∣
∣Vo f f set
∣
∣
∣ 8.9 mV 6.7 mV
Kappa 0.715 0.007
effects characteristic of CMOS imagers are clearly seen as in other array characteriza-
tions[30]. Since pixels near the edge of the array have diff rent physical surroundings than
the pixels toward the middle, they tend to have variations. The gain mismatch seems to
originate from variations in the photodetector current, asseen in Figure 7.10. The edge
effect does not always show a falloff, and different edges on the same imager may show
different characteristics. Edge effects did seem consistent among chips on the same process
run of the same design. There seemed to be no edge effects in the kappa measurements,
suggesting that the eff ct occurs in the photodiode itself and not in the transistors. So, the
gain error is caused by mismatch of photosensor size and efficiency and also kappa. Over-
all, though, the gained seemed to be within usable margins oferr r. Table 7.1 shows the
extracted statistics, which were taken from the center of anarray to exclude edge eff cts.
Moving on to discuss voltage offset measurements, the results in Figure 7.6 and Figure


































Figure 7.7. Voltage as a function of position, showing a mostly random distribution of voltage offset.
Spatially random effects dominate any gradients that may be present
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Figure 7.8. Overlapping linear ranges. Since multiple pixels are used at once, input voltages must fall
within the linear range off all pixels used. Voltage offsets reduce the overlapping linear
range available.
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slightly offset from zero resulted. The main concern arising from these voltage offset
measurements is the eff ct on the common linear range of operation along a row of pixels.
Since a voltage input is applied along a row, it must be in the lin ar range of every pixel
being used at once on that row. Figure 7.8 shows how two pixelswith individual voltage
offsets have a reduced overlapping linear input range. If a voltage offset becomes too
large compared to the linear ranges of the pixels, Figure 7.5, then special treatment may
be needed. Since these pixels are outliers in terms of behavior, they do not necessarily
represent an unrecoverable source of error. Schemes for adjusting voltage inputs to take
full advantage of the voltage range of the pixels in use at a given time may help. If certain
outlying pixels don’t allow use with the other pixels then some adjustments to peripheral
circuitry could be used to read from them individually.
The resolution of the pixel-plane can also be extracted froman image of a uniform
background. Figure 7.9 shows a capture a plain, white background. This was taken using
a later pixel plane design as shown in Figure 5.4, which includes extra selection switches
in each block. There are still some per-block calibration errors in this capture and a non
uniform illumination of the background. To extract the characteristics of the sensors, a first-
order difference was taken along the columns of the image and the standard deviation was




















(a) Illuminated White Background
 
 














(b) Adjacent pixel ratios along columns
Figure 7.9. Adjacent pixel mismatch. Taking an illuminatedbackground and differentiating between
pixels along columns to find differences between adjacent pixels. At least41/2 bits mantissa

























































































Figure 7.10. Edge effects of two different imager layouts with the same pixel design but different pe-
ripheral circuitry. Photosensor current shows variation though kappa does not, meaning
the transistors are unlikely the cause of edge effects.
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7.2 Pixel Plane Design for Reduced Parasitics
Parasitics in large systems make low-current-based signaltransmission difficult. Such a
system must mitigate the eff cts of parasitic capacitances and leakage currents. The ca-
pacitances arise from the metal lines running the length of the image sensing plane, the
parasitic P-N junctions from all the transistors connectedto the line and, bulk and gate
capacitances in the channels of any switches that the currents ru through. In the current
versions of the IC, switches where added to groups of pixels,isolating the parasitics of
pixels that are not being accessed.
Pixels along a given row of the image plane share a single diff rential voltage input,
which sets the multiplication factor for the row. Pixels along a column share an output line,
utilizing KCL to perform current summation.
Pixels are grouped into 8-pixel tiles with a special set of switches, Figure 7.11. The
switches selectively allow the pixels in the tile to output to he column. When deselected,
the pixels currents are switched off f the column’s output line to a separate fixed potential.
Since only a sub portion of the rows of the imager are read at a time, hese switches reduce
the parasitic capacitance introduced by the deactivated pixels’ drain junctions from the 8 in
previous design to 1. Furthermore, these parasitic junctios ntroduce unwanted currents
to the output line, since they themselves are photo diodes. This switch therefore reduces
parasitic capacitances and currents.
7.3 Offset Removal
Column offsets, as in many imagers, were been found to be the primary souce f error in
the system. In previous work, the offsets were removed in post processing by removing
column averages. However, we now understand the unique nature of the column offsets in






































Figure 7.11. Pixels with leakage currents. Switches are introduced in the pixel plane to reduce total
parasitic currents and parasitic capacitances on the readout line.
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Learning to maximize the utilization of any system, which includes removing or com-
pensating for errors, requires an understanding of often ignore non-idealities. In the pixel
plane there is a massive collection of parallel, multiply- accumulate cells. Unfortunately,
each device varies, introducing undesirable errors. In particular, we shall first examining
the error originating from the differential pair offsets. The offsets are primarily due to the
threshold mismatches between the pairs of differential transistors. As can be seen the off-
sets do not show any obvious spacial correlations that couldbe easily compensated. The
layout of the pixels was done so that possible variations would produce 2-D separable error
characteristics that could be compensated.
The error contribution of each pixel due to voltage offsets is a differential error of
Vo f f set×G0 × Iphoto whereG0 is multiplicative factor due to quantum efficiency and kappa
variation at a particular pixel,Vo f f set is the offset of the pixel’s differential pair, andIphoto is
the ideal conversion of the light level at that pixel. Of importance here is that the error is a
function of Iphoto, or rather the light level at each pixel. Assuming the image is not static,
this error becomes a temporally varying signal which must beuniquely compensated in
each frame. This is done by modulating the desired signal component, Figure 7.12. Us-
ing positive transform coefficients first and then and negative ones, combined with double
sampling, yields two values that when subtracted are free ofthis error component. On this
IC, digital modulation has been added in the Row Control and Readout Control. Since the
signals are differential going into and out of the pixel plane, modulation simply involves
swapping the positive and negative channels. Figures 7.13 and 7.18 show the results of this
operation. This also removes the effects of currents from parasitic junctions which is also
image dependent. This procedure works in the case of any transform, not just the identity
as shown in the figure. Complete on-chip solutions have been explor d and include on-chip

































Figure 7.12. Mismatch and parasitic current removal using chopper stablization
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Figure 7.14. Double reading. The subtraction of two reads rej cts offsets. The two curves in each (a)
and (b) represent the transfer characteristic of two pixelsunder the same illumination but
with different voltage offsets. (a) illustrates current differences taken applying differential
voltages of zero differential and Vdi f f differential. (b) illustrates current differences taken
applying differential voltages ofVdi f f and −Vdi f f .
7.4 Double Reading
To remove the column offsets, we took a difference of two readings while eff ctively mod-
ulating the signal of interest in the presence of the undesired signal component. Figure
7.14(a) shows curves from two pixels under the same illuminatio . The pixels, or rather
the differential transistor pairs in them, have different offset voltages and thus different cur-
rent offsets. WhenVdi f f is applied to the differential inputs of each pixel, the desired output
components coexists with the undesired component from the offs ts. However, when a
reading is taken withVdi f f = 0 and subtracted, the offset error is removed. As an alter-
native approach, measurements were taken usingVdi f f and−Vdi f f as Figure 7.14(b) illus-
trates. Creating−Vdi f f turns out to be conveniently implementable as a swapping of the
positive and negative differential inputs.
We used these double-read methods with an array to read images. Th pixel rows were
grouped into blocks of 8. To read an image, the columns of an ide t ty matrix are applied to
the on pixels, the ones in the currently selected blocks. Thepixels receive differential input
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voltages which have a common modeVcom. The coefficients are conveyed in the difference
of the voltages. The off pixels are those in the unselected blocks. Typically the allthe
off pixels have there differential inputs all tied to one common voltage referred to asVo f f .
Vo f f may be set asVcom for speed reasons or set to ground to reduce the contributionof all
the pixels in a column that are not being read. When trying to obtain a direct readout of
the image and not a transformed image, an identity transformwould be used. An identity
transform is a special case where only pixel in a row is read ata time. So the zeros in
the identity matrix could be set as eitherVcom or Vo f f . The general case for the transforms
is that all the coefficients including zero are generated using a common modeVcom. For
double reading, two matrices would be applied and the results would be subtracted.
The example of using an identity matrix to read the image willbe given here. For the
technique illustrated in Figure 7.14(a), first a zero matrix, Equation 7.3, would be used to
read the offsets, and then an appropriately scaled identity matrix, Equation 7.4, would be
used to read the image. The results from the zero matrix read would then be subtracted from
the image read.Mzero has the property that all its column vectors are the same, so only one
read must be performed for this matrix. The technique illustrated in Figure 7.14(b) involves
reading one image using an identity matrix , Equation 7.4, and then a differentially negative
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Mplus = Mzero+ (Vdi f f/2) I (7.4)
Mminus= Mzero− (Vdi f f/2) I (7.5)
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To aid in subtraction, the negation one of the results can be obtained by switching the
differential outputs of the imager. Figure 7.19 shows the archite ture of a fabricated chip
used to implement the removal of these offsets. For this chip, the final difference of the
differential channels is computed off-chip using a subtraction amplifier circuit.
Figure 7.15 shows some of the first results from reading an image. A picture of a
cardboard in a roughly triangular shape was imaged in the foregr und against the bright
ceiling in the background. It may be important to note that the image was not in good
focus, so the blurry image is not a result of the imager. The triangular shape was used to
illustrate an important point in removing column offsets. Figure 7.15(a) shows a standard
image read using a full rail difference on differential pair, approximately 3.3V and 0V, with
Vo f f = 0V. Figure 7.15(b) shows the same image read with the diff rential voltages and
currents switched in their polarity. The voltages are flipped on-chip using switches placed
just before the pixel array. The currents are flipped just after the pixel array. Switching the
currents produces a negative result so that adding the two results becomes an addition. The
expected column offsets are clearly visible in both of the images. Comparing Figure 7.15(a)
and Figure 7.15(b) reveals that flipping both voltage and current negates the column offsets
while maintaining the polarity of the image. The image is effectively negated twice while
column offsets are negated once. Figure 7.15(d) shows a result much more representative
of what the image should be. It is created by adding the results of Figure 7.15(a) and Figure
7.15(b), which have opposite offsets but the same underlying image. These results confirm
the expected behavior of the imager array and its off ets.
Figure 7.15(c) shows the results of an attempt to remove the offs ts of the image in
Figure 7.15(a) by removing the average of each column. This attempt initially may seem
reasonable since the column offsets is almost a constant along a column and acts similar
to a DC offset. However, doing this removes the DC of the transformed image, which is
usually undesirable. The triangular shape helps to emphasize this effect since the resulting
image should not have the same average or DC for each column. The leftmost columns
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Standard image read 
(a)
Addition of (a) and (b)
(d)
Image read with fliped voltage and current
(b)
Image from (a) with column average removed
(c)
Figure 7.15. Results while reading a raw image. (a) A standard positive read showing column offsets.
This is done outside the linear range of the diff pair. (b) The same image with input volt-
ages flipped and output currents flipped. The image maintainsits polarity while the offsets
are negated. (c) This is an attempt to remove offsets using column-wise mean removal, but
it also removes the column-wise means of the desired image. False darkening on the left
and brightening on the right occurs. (d) The addition of a andb to remove offsets without
removing the desired column-wise means of the actual image
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should have the lightest column averages but they were darkened by the DC offset removal
technique. The rightmost columns should have the darkest avrages and instead are arti-
ficially lightened. As Figure7.15(d) shows, the double sampling technique does not suffer
from this problem.
Figure 7.16 shows results of working in the linear region. Figure 7.16(a) is the nor-
mal read using an identity matrix scaled to be in the linear region of operation. Figure
7.16(b) shows a read with differential input voltages switched and differential output cur-
rents switched. Again, in (b) the image maintains its polarity and the offsets are negated.
But, there is an additional anomaly on the right side of the images that shows up as a
bright area in the image. A read using a zero matrix (c) shows the same anomaly. Adding
the results of the positive and negative reads cancels most of the offsets but the anomaly
remained, Figure 7.16(d). Using the zero matrix to remove offsets produced very good re-
sults, Figure 7.16(e). The results in (d) are better except in the region of the anomaly. The
anomaly and the artificial edges near it are like due to a nonliearity problem with the I-V
converters on the chip when currents are low. Since the righthand side of the image has the
lowest currents it became a problem though. Figure 7.17 showresults of a DCT transform
and using the zero matrix to remove the offsets. Once the linearity problem is corrected,
using positive and positive reads may produce even better results.
Figure 7.18 shows the double sampling technique used on the 256x256 imager. The
large column striations can be seen in the two raw images, butwhen added the offsets are
gone.
7.5 Dual-Slope Integration
The ability of the chip in Figure 7.19 to reverse the polarityof the output was originally
conceived to allow on-chip offset removal. Reversing the polarity of the outputs imple-
ments a negation and a temporal integration implements a summation. So, this chip can












Figure 7.16. Results while reading an image using an identity matrix transform in the linear region
with “o ff” blocks set to 0 V common mode. (a) shows an image read using the identity
matrix and (b) shows the results using a negative identity matrix and negated outputs. (c)
shows a read using a matrix of all zeros (1.5V common mode). (d) shows the result of
the addition of (a) and (b). The white anomaly on the right hand side is likely a result of
the I-V converter’s nonlinear response which can be fixed in afuture design. (e) shows
zero matrix correction using (a)-(c). This avoided the white artifact but, as in (d), some







DCT − Zero Matrix
(c)
Recontructed Image from (c)
(d)
Figure 7.17. DCT offset removal results using a zero matrix read. (a) shows a 1-D DCT computation
and (b) shows offsets read using a zero matrix. (c) shows the transform with the offsets
removed and (d) shows the result of performing an inverse DCTon (c).
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Figure 7.18. Mismatch removal on 256x256 imager. The first image is a read of the data under an iden-
tity transform. The second image has the inputs and outputs of the pixel plane reversed
such that the image maintains polarity while the block-wiseand full-frame column offsets
are reversed. These column offsets are caused by voltage offsets in the pixels’ differential
pairs and parasitic diode junctions which conduct current based on the light falling on
them. The addition of the two raw transformed images resultsin the removal of the errors
from the voltage mismatches and the parasitic junction currents.
shown in Figure 7.20 along with an amplified and offset subtraction of the two. To begin,
the appropriate row of the input voltage matrix is applied tothe imager. The reset of the
integrators is released to begin integration and this continues for some time. Then, while
still integrating, the input voltages and output currents are reversed in their polarity. After
the negative integration time equals the positive integration time, the outputs are sampled.
In this way, the results of the positive and negative versions f the input are created and
subtracted temporally on-chip.
Though it is difficult to see, the slopes of the differential outputs change slightly from
before to after the polarity is flipped. This is because the desired signal is riding on a
large common mode current. The large current offsets complicate the offset removal. The
feed-through effects of the switches can be seen at the polarity switching time. Since these
effects are proportional to the large offset component of the output, the errors can be large
compared to the desired signal. Circuits that reduce signaldependent feedthrough are,
therefore, critical for this technique.There are also somenonlinear effects in the amplifier
used in the integrator. The initial curvature does not actually affect the final result as long
as the integrators reach a linear region before they are read.




























Figure 7.19. Switch imager design for double reading and dual slope integration.
results using the dual- integration method discussed here whil Figure 7.21(b) shows re-
sults taken using two separate integration cycles. Though the dual integration removes
most of the current offsets, it seems that double sampling with two separate integration cy-
cles produced better results. This should be expected sincenearly all offsets are produced
identically in the two integration cycles and thus would be canceled. Further circuit design
including efforts to improve the linearity of the output amplifiers and reduce feedthrough
effects may narrow this margin.
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Figure 7.20. Dual slope integration voltage outputs.
(a) Dual−Slope Integration (a) Double Sampling
Figure 7.21. Dual slope integration vs. double reading results.
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CHAPTER 8
APPLICATION IN COMPRESSIVE SENSING
The standard model for sensing and sampling information includes the requirement of
sampling at the Nyquist rate. This is necessary to uniquely convey all the information in the
signal being sensed. Often, preexisting knowledge can reduce the amount of data required
to uniquely capture the information in the signal. But, without a mechanism to capitalize
on a priori knowledge in the sensing process, the sensor and communication hardware must
exhaustively sense, process, and transmit information at the Nyquist rate. A compression
stage can ease the throughput requirements of communication channels, which is especially
critical for wireless sensors, but the advantages are only seen by the stages that follow the
compression stage. These advantages translate to lower powr c nsumption and smaller
sizes.
More significant reductions in power and hardware complexity can be achieved if data
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Figure 8.1. Compressive Sensing system design. Total data manipulation and power is reduced in the
chain from sensor to transmitter by sampling less often instead of just compressing data in
the digital domain.
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of reducing the data throughput across more stages in the sensing system. In the extreme
case, where data reduction is done at the front end of the systm, all stages receive these
benefits. This translates to less total system communication nd possibly less computation
required at the sensing device. Offloading computational complexity, like decoding, to
the receiver is often more efficient since the receiving system often has relaxed power and
area constraints, as is the case with distributed wireless sn or networks utilizing a central
processing node.
Front end data reduction is exactly what compressive sensing enables [31–34]. Com-
pressive sensing exploits the knowledge that the signal or image being aquired isparse
in a known transform domain (e.g. the wavelet domain). In other words, there are fewer
degrees of freedom in the signal than the Nyquist rate requirment implies, so fewer sam-
ples are needed to capture the signal. Presently, in the majority of vision systems, the data
throughput required through most of the system is much larger than entropy rate of the
signals being processed. This suggests that fewer bits could be used to represent the signal
in the system. As a result, compressive sensing is particularly well-suited for image sens-
ing applications, and the development of hardware well-suited to compressive sensing is
critical to realizing the anticipated power and size savings or increased performance, such
as the single-pixel camera discussed in [35].
While several technology options exist for image sensing applications, CMOS-based
image sensors, also called imagers, share essentially the sam manufacturing processes
as those used for standard VLSI implementations. Complex computational circuitry can
therefore be combined with the sensors and interface circuitry. This chapter discusses the
capability of a computational image sensor to implement compressive sensing operations.
The structure implements a computational architecture similar to that in [6]. The current
image sensor design was implemented on a 22.75 mm2 die in a standard .35µm CMOS
process. The resolution is 256× 256 with a pixel size of 8µm× 8 µm.
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The fundamental capability of this image sensor can be described as a matrix trans-
form: Yσ = ATPσB, whereA andB are transformation matrices,Y is the output,P is the
image, and the subscriptσ denotes the selected 16×16 pixel sub-region of the image under
transform. This separable transform operation is demonstrated in hardware to be sufficient
to perform compressive sensing.









































































































Figure 8.2. Separable transform image sensor hardware platform with the capability to capture re-
duced data sets through projections onto reconfigurable sets of basis functions.
The separable transform image sensor uses a combination of focal-plane processing
performed directly in the pixel, and an on-die, analog, computational block to perform
computation before the analog-to-digital conversion occurs.
The first computation is performed at the focal plane, in the pix ls, using a computa-
tional sensor element shown in Figure 8.2. It uses a differential transistor pair to create
a differential current output that is proportional to a multiplicat on of the amount of light






















Figure 8.3. Block matrix computation performed in the analog domain. Illustrated here as an 8×8
block transform, both a computational pixel array and an analog vector-matrix multiplier
are used to perform signal projection before data is converted into the digital domain.
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in Figure 8.3 as the element for thePσ block. The electrical current outputs from pixels
in a column add together, obeying Kirchhoff’s current law. This aggregation results in a
weighted summation of the pixels in a column, with the weights being set by the voltages
entered into the left of the array. With a given set of voltageinputs from a selected row
of A, every column of the computational pixel array computes itsweighted summation in
parallel. This parallel computation is of key importance, reducing the speed requirements
of the individual computational elements.
The second computation is performed in an analog vector-matix multiplier (VMM) [4].
This VMM may be designed so that it accepts input form all of the columns of the pixel
array, or it can be designed with multiplexing circuity to only accept a time-multiplexed
subset of the columns. This decision sets the support regionfor the computation. The
implementation used for these experiments uses the time-multiplexed column option. The
elements of the VMM use analog floating-gate transistors to perform multiplication in the
analog domain. Each element takes the input from its column and multiplies it by a unique,
reprogrammable coefficient. The result is an electrical current that is contributed to a shared
row output. Using the same automatic current summation as the P matrix, a parallel set of
weighted summations occur, resulting in the second matrix operation.
8.2 Sensing with Decorrelated Basis Functions
A common mathematical scenario entails a signal whose energy is spread among many
basis functions in one domain, and only a few in another domain. The goal of compression
can be simplified as the intent to represent as much of a signal’s energy as possible with as
few coefficients as possible. The choice of the basis functions is normally key to compres-
sion performance. Luckily, experience tells us that for natur l images the discrete cosine
transform (DCT) basis is a good choice because most of the image energy usually falls into
the so-called low frequency components. A large number of low-valued, high-frequency
components can be neglected at the cost of losing some edge fidelity. Having this a priori
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knowledge about exactly which of the basis functions are needed to represent the signal
enables transmission of the fewest coefficients with minimized overhead.
The problem is that the signal energy is not always what is most important to capture,
particularly in images where edges are the most important tobe maintained. Wavelets have
proven to be a better compression basis, in general and especially for maintaining edge
fidelity. The remaining challenge is that even though there are fewer coefficients needed,
there is a lack of a priori knowledge about exactly which basis functions are needed.
The scenario of not knowing the optimal subset of basis functio s usually means that a
complete set needs to be acquired before it can be pruned down. Work in the field of Com-
pressive Sensing [31–34] suggests an alternative, non-adaptive approach, where a seem-
ingly random set of basis functions can be used to sense and trsmit data. The basis func-
tions are not prescribed to be correlated with the data, eliminating the problem of choosing
an optimal set of observation functions. Instead, the optimization burden is shifted to the
receiver, which finds an optimal estimation based on a cost function rewarding sparsity in
a chosen domain and consistency with the observations. So, the a priori knowledge is not
embedded in the sensing or transmitting functions, but instead in the signal reconstruction
process. It should be noted that since the the observation functions are not correlated to the
data or the reconstruction basis, each one statistically has about the same signal information
content and contributes with equal probability to each of the reconstruction basis functions.
In our study, we utilize the noiselet basis functions for ourbservations [36]. Noiselets are
an orthogonal basis of waveforms which, for our intents, behav like random waveforms
(see [33] for a more detailed discussion).
8.3 Results
The analog computational system described was used to senseimag s as projected onto
programmed basis sets. The raw pixel-by-pixel data is nevertransferred through the system.
Instead, the two-step computational process at the front end of the system projects the
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Figure 8.4. DCT and Noiselet basis functions. The DCT 2D basifunctions are structured to correlate
with different spatial frequencies in images. The inner products with the different DCT
basis functions are generally non-uniform, since most of the energy in images lies in the
low frequency components. The noiselets basis are decorrelated with most image features
and with reconstruction basis functions, making each noisel t basis function statistically as
significant as any other.
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Figure 8.5. PSNR of reconstruction vs. percentage of used transform coefficients. As expected, re-
taining a small number of DCT coefficients gives better performance than using a similar
number of noiselet transform coefficients since the signal is concentrated in the low fre-
quencies. However, as more DCT coefficients are used, the SNR drops because the analog
system contributes an equal noise with each additional coefficient but less and less addi-
tional signal. When more coefficients are used, the noiselet-based reconstruction performs
better. This is likely because the noiselets consist of only−1 and 1, and thus can be scaled to
maximally use the full analog range. The Noiselet-based reconstruction also benefits from
a reconstruction algorithm that optimizes over the entire image.
image onto selected basis and outputs the inner products from this process, which will be
refereed to as the transform coefficients hereafter. The output of the image sensor IC is
therefore the representation of the image in the selected vector space. Performing a subset
of the complete projections can either reduce power consumption or increase frame-rate.
In the experiments, a complete set of transform coeffici nts were collected, and the
reduced collection was simulated by discarding measured values. The nonlinear recovery
algorithm discussed was used to reconstruct the images captured with Noiselet measure-
ment functions. A pseudo-inverse was used to reconstruct images from incomplete DCT
measurements. Since the exact original image is not available, reconstructed images cor-
responding to incomplete collection were compared againstdenoised versions of images










DCT Basis Set Noiselet Basis Set
Figure 8.6. Reconstruction results using DCT and noiselet basis sets with various compression levels.
The image sensor measured 16×16 blocks of the image projected onto DCT and noiselet
basis functions. Subsets of the data were taken and used to reconstruct the shown images
using a pseudo-inverse for incomplete DCT measurements anda nonlinear-total-variance-
minimization algorithm for the noiselets.
At high levels of compression, retaining few transform coefficients, the DCT represen-
tation lead to better peak signal-to-noise ratio (PSNR), Fig.8.5 and Fig.8.6. This is possible
because the predefined DCT coefficient removal process exploits the knowledge of where
energy compaction occurs in the DCT domain. In the case of thenoiselets, higher trans-
form coefficient retention lead to better performance, surpassing theDCT results in quality.
It is expected that every transform coefficient in the noiselet domain statistically contributes
the same signal and noise power to the resulting image as any other coefficient. In the case
of DCT transform coefficients, the coefficients representing high spatial frequencies con-
tribute the same noise as the coefficients representing low frequencies, but they contribute
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little signal power. In this case, where the reference images w re denoised and have little
high frequency information overall, the high frequency comp nents contributed negatively
to the SNR. Additionally, the noise in the DCT images is higher t an the noiselets because
the DCT basis functions are smaller in magnitude than those of the noiselets when imple-
mented in this analog system. The basis functions are constrai ed to a linear input range
of the analog computational elements. Since the noiselet functions consist of only 1’s and
−1’s, they use the fullest signal range of the system, resulting in better signal to noise ratio.
Moreover, the noiselet-based reconstruction benefits froma reconstruction algorithm that
optimizes even across block boundaries. The analysis of thesyst m behavior is ongoing.
8.4 Conclusion
In this work, we demonstrated a computational sensor IC capable of a unique and flex-
ible set of sampling modes applicable to Compressive Imaging. The capabilities of the
IC to reconfigurably sense and processes data in the analog domain provides a versatile
platform for compressive sensing operations. To demonstrate he platform, images were
sensed through projections onto noiselet basis functions that utilize a binary coefficient set,
{1,−1}, and DCT basis functions that use a range of coeffici nts. The recent work in the
field of Compressive Sensing enabled effective image reconstruction from a subset of the
measurements taken. The fundamental architecture is flexible and extensible to adaptive,





Often the appropriate performance metric for a component isot a straight-forward
thing to determine. Depending on the end goal of a system and the nature of the envi-
ronment and the data, several error metrics can be used. Whatis really important is the
final success or failure of the system, but there are complex and often flawed mappings be-
tween component error metrics and the system’s performancein an application. Even so,
quantitative results can at least be useful indicators of system performance and the associ-
ated analysis can bring about useful insights to suggest optimal usage and possible design
improvements.
To obtain some quantitative results, in addition to the mismatch data presented already,
pertaining to the computational performance of the imager,an on-chip two-dimensional
DCT calculation is compared to raw identity-transform image capture. Figure 9.1 shows
the derivation of the error image and reference image which will be analyzed. First, the
imager was placed in a raw access mode to read the pixels values. This resulting raw image
serves as a reference for the following DCT computations. The raw image incorporates
the mismatch of the pixels and associated interface circuitry. A DCT was performed on-
chip looking at the same scene. The DCT results were fed throug an ideal inverse DCT
on a computer to reconstruct the original sensed image. The reconstructed image was
subtracted from the raw image, with some normalization, to give an error image which can
be analyzed. The error image represents the errors in the DCTcomputation. These errors
can be extracted and analyzed along with other statistics about the error image. Figure 9.2
shows the data obtained for analysis.
A common picture was presented to the imager, Figure 9.2(a).First the imager was
used in an optimal mode to capture the raw image. While this can be fit into the general,






















Figure 9.1. System error derivation. (1) The raw image encapsulates errors in sensing and allows anal-
ysis of the acquisition quality. (2) The on-chip DCT and ideal IDCT operations create a
reconstructed image to represent the analog computationalabilities. Subtracting the re-
sults provides an error that represents the effect of the analog computations. This error can
be used to calculate the effective SNR of the computations.
it with an identity transform, there are some subtle differences when compared to the DCT.
The identity matrix is sparse. So, instead of having severalelements computing multiplies-
by-zero and contributing noise, they can be deactivated. Bydoing this the reference data
is obtained, Figure 9.2(b). The DCT, representing a complexcomputation, was used to
capture the same scene and the result is shown in Figure 9.2(c). With the physical data
taken, the results were compared.
To compare the results, two obvious choices are to either perform an ideal DCT on the
reference data, Figure 9.2(a), or perform an ideal inverse DCT (IDCT) on the DCT data.
The DCT and IDCT both preserve energy, so the latter was chosen f r better visual presen-
tation. The IDCT is performed on the DCT data in MATLAB to reconstruct the original
image, Figure 9.2(d). The difference between the reconstructed data and the reference data
is calculated in MATLAB to produce an error image, Figure 9.2(e). Even in this simple ex-
periment, there were slight image registration issues (slight image shifts) between the data
sets that could not be experimentally eliminated in the setup used. Some manual shifting
was performed on the data to minimize this.
As a first comparison, the histograms reference data and reconstructed data are shown
in Figure 9.3. The image intensities were shifted and scaledto match as best as is possible
for comparison. The ratio of standard deviation to mean of each is shown in the figure.
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(a) Displayed Scene (b) Reference Data




Figure 9.2. Identity data, DCT data, and error image. (a)Image displayed to computational imaging
IC. (b) Resulting data from system with imager set to performan identity transform. This
serves as a reference image. (c) Resulting data from system with imager set to perform a
DCT. This data is a the representative for complex computations. (d) To compare the DCT
results to the reference image, an ideal inverse DCT is done in MATLAB to reconstruct the
original image. (e) An error image is produced from the subtraction of the reconstructed
data from the reference data.
It can be seen that the noise in the reconstructed data increased the standard deviation.
The noise also tends to disperse the pixel values producing an low-pass like version of the
reference data histogram.
Keeping the optimal scaling used to match the histograms, the RMS of the error image
was compared to the RMS of the reference data. A ratio of 1.14 : 1.00 was found. To de-
termine the nature of the energy, the energy of the error image was removed incrementally
by performing a DCT on it and removing components: first the high frequency components
and then the low frequency components. Figure 9.4 shows the result. This indicates what
the effective results would be if the image data was compressed by using fewer samples.
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Figure 9.3. Histograms of reference data and reconstructedata.
By the time 30% of the DCT data was eliminated, half of the error image energy was elim-
inated. This suggests that the computations of the high frequency components are the most
flawed.
Further investigation was done into the type of compressionthis system might perform
in order to reduce the number of samples taken. The ideal scenario for compression here
would be that fewer basis functions are used to measure the image rather than measuring it
completely and performing compression afterward. The incomplete measurement is mod-
eled by removing rows and columns of the DCT block results. A more traditional method
would remove diagonals of the results. To see if there was a significant difference between
the approaches, they were both calculated from the data taken. Figure 9.5 shows the ratio
of energy in the error image removed as a function of the percentag of coefficients re-
moved, both for the case of diagonal coefficient elimination and for row-column coefficient
elimination. The results show the approaches produce similar performance, suggesting the
limitation of row-column based coefficient removal is not a detrimental one.
102































High Frequencies Removed Followed by Low Frequencies
Figure 9.4. Error energy loss in compression. Correlating the error image energy to DCT coefficients
can be done by examining the loss of the energy in the error image when DCT coefficients
are ignored.

































Figure 9.5. Error loss with non-standard compression. In order to perform fewer conversions, our im-
ager design performs the equivalent of removing rows and columns of the output matrices
instead of removing diagonals. These approaches are compared here. In one case compres-
sion, is performed by removing diagonals of the DCT coefficients, and in the other, rows
and columns are removed. In both cases, coefficients representing high special frequencies




This thesis described the development of a computational image sensor capable of per-
forming image processing in the analog domain. Among the primary advantages is the
ability to filter data before it undergoes a costly analog-to-digital conversion. The ability
to keep the signals in an analog format makes available the ability to utilize other low-
power analog processing blocks such as analog-domain classifiers. Analog processing ele-
ments and systems can work efficiently in parallel to achieve many of the same calculations
achieved in the digital domain, but more compactly and with lower power consumption.
Part of this is due to the ability to processes parallel with fidelity better suited for pro-
cessing components of natural signals, and part of this is due to the lessening of costly
inter-chip communication. Since the imager has been designd o a standard CMOS pro-
cess, higher levels of integration are possible. ADC converters and even digital processors
can be integrated on the same IC as the analog and sensing circuitry. This can lower the
cost of a system while the programmable nature of the IC maintains the flexibility needed
for a variety of potential applications. The developments of the components of this imager
and the elements of the investigation of those components and the system are summarized
in this chapter.
10.1 Detailed Computational Pixel Investigation
My work started with the design, fabrication, and intricatetesting of ICs to characterize
the computational pixel’s operation. Using some ICs designed by Dr. Abhishek Bandy-
opadhyay and others of my design, the investigation thoroughly verified light-voltage mul-
tiplicative operation of pixels by the use of controlled light levels and detailed experi-
mentation. These experiments were performed repeatedly with pixels in a variety of con-
texts, including in pixel arrays and with various process technologies and layout variations.
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Through this activity, a detailed understanding of the pixel’s operation and the requirements
of isolating a pixel response, even in an array that providesseveral parasitics, was obtained.
This became an essential piece of knowledge for future designs.
As stated, several chips have been fabricated and tested fori entification of sources
of error originating from component mismatch. I have characterized and reported criti-
cal mismatch statistics for an array of pixels. The standardeviation of the light-to-current
transducer was within 1.6% of its mean and the multiplier consta t’s standard deviation was
found to be within 1% of the mean [6,37]. An interesting result of this work was the exclu-
sion of transistor variations as the cause of edges effects, as other studies would suggest.
Building an understanding of such eff cts can be important in pixel arrays where the edges
cannot be excluded. Overall, these satistics are essentialfor understanding limitations and
properly building more complex processing systems.
10.2 Pixel Plane Mismatches, Offsets, and Error-Correction Modeling
The further analysis of the entire pixel array structure ledinto an understanding of pixel
offsets and behaviors in the context of the system. I developed amodel for the source of
column offsets and mismatches that were detrimental to resulting images. I found that the
image column offsets could be primarily attributed to the threshold voltageoffsets in the
pixel transistor pairs. There are additional contributions from parasitic PN junctions in the
pixel-array transistors. Furthermore, I explained that the offsets are a function of the image
itself, and cannot be removed by simple, static offset correction or scaling. With this un-
derstanding, I developed a modulation-demodulation method o remove the offsets. I then
designed an imager with the on-chip circuitry for assistinghe removal of the offsets. This
included switches immediately before and after the pixel plane to modulate the differential
signals. The offset removal requires an additional subtraction, which I showed could be
done off-chip with digital subtraction or on-chip with a dual-slopeintegrator. The results
of these efforts confirmed the offset model and the validity of the offset removal technique.
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The investigations were also used to create a model for the syst m for algorithm verification
[38].
10.3 New Architectures Enabling Increased Functionality and Perfor-
mance
With the intial investigation completed, the remaining work focused on the circuit devel-
opment of a platform for larger imagers. The system and all ofthe components had to be
developed to support higher speeds and capacitances while pres rving the dynamic range
capabilities of the existing architectures. Two larger resolution imagers, a 1K× 1K and a
256× 256 imager were designed, fabricated, and tested. I designed the system for the 256
× 256 imager to included support for two transforms and changed th architecture to have
the ability to perform separable convolutions that do not suffer from block edge effects.
I reengineered nearly all of the components for the new archite ture long with the sub-
systems designs for the 256×256 transform imager. For those, I performed the the majority
of the sub-component designs and also led the efforts into the developments of parts done
in collaboration with others. The circuitry components include analog memory, parasitic
offset removal, computational pixel blocks, low-current sensors, and low-current compu-
tational systems. I coordinated and provided the majority effort in the testing of the ICs
which includes the first physical world images and full on-chip 2-D DCT computations
with offset correction. Results also included a convolution operation configured to perform
edge enhancement without the artifacts of block-by-block processing.
10.4 Reduced Parasitic Pixel and Pixel-Plane
An importance piece of the larger format development was my redesign of the pixel array to
minimize parasitic contributions from deselected pixels.The current diversion method used
reduces the aforementioned column offsets while increasing differential-mode-to-common-
mode ratio of the output signal. This increases the sensing precision and SNR throughout
the computations and in the final ADC conversion. The modulation scheme discussed to
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remove unwanted signal components has been successfully imp emented on these ICs.
10.5 High-Speed Analog Memory
To support the larger pixel arrays a new compact memory structure with large output drive
was developed. The first high-speed analog memory structuredesign was done in collabo-
ration with Dr. Erhan Ozalevli, who primarily designed the back-end amplifier. We devised
the FGPFET selection scheme, while I designed the selectionand programming circuitry
in addition to performing most of the layout and all testing.
The features of the structure include a simple programming scheme that uses the actual
output voltage of the memory during the programming cycle, instead of using a slower
current measure which requires a mapping to output voltage.Th structure has a conve-
nient linear mapping from programmed charge to resulting output voltage, which greatly
simplifies the programming process. I tested this structurein the imager ICs and achieved
the bandwidths needed for large imagers, though it has not yet been fully utilized for image
acquisitions.
10.6 Wide Range Current Sensing and Processing
When testing the 1K× 1K imager, stability issues in the feedback of the logarithmc sens-
ing amplifiers prevented successful operation. After analyzing the structure, I determined
criteria for small signal stability in a logarithmic amplifier and designed a new logarithmic
sense amplifier to assure stability. Finding that the power consumption in such a structure
is proportional to the dynamic range capability, which can be several orders of magnitude,
I devised a circuit to dynamically vary gain to reduce this dependence [39, 40]. In certain
ideal cases, this can eliminate the dependence of power consumption on dynamic range,
saving orders of magnitude of power.
I designed an analog vector-matrix multiplier using using the dynamic gain amplifiers
as a front-end. These amplifiers combine the input current sensing and the VMM drive
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so that higher speeds can be obtained. The VMM utilized the source nodes of transistors
to convey signals instead of using the gates, as the previousimager did, in order to avoid
kappa mismatch which introduces a power law in multiplication. This VMM has been
fabricated on the new IC and has been tested performing an on-chip DCT of the sensed
image. The infrastructure, including programming circuitry, was developed with Jordan
Gray, who also contributed large efforts in testing and majority efforts in studying precise
programming of the VMM structure. I contributed to the design of a new VMM with faster
programming capabilities led by Jordan Gray and the initiation of simulation models and
techniques for floating-gate transistor circuits [41].
Because the output of the VMM is a differential current signal, a subtraction is required
to convert it to a single value. This subtraction can result in very small currents that can be
positive or negative. When this current is fed to a logarithmc amplifier, it flows through
feedback transistors that determine I-V conversion characte istic. If the current is near zero,
the transistors essentially turn off and this results in slow operation. So, I devised a concept
for a bi-directional, compressive transimpedance amplifier with dynamic gain control as a
follow-up to the single-ended design. This structure resolves the speed problems by using
feedback to reduce input impedance while using two voltage-lev l shifters in the feedback
to guarantee a minimum current flow through the feedback transistors. I worked with Dr.
David Abramson to implement the concept and and he contributed the primary testing
efforts. He has since created design improvements which are included on the latest imager
designs.
10.7 Physical System Implementation and Applications
I have engineered a hardware system to test the 256× 256 imager, which includes a
PCB design and fabrication, FPGA hardware design which includes a soft-processor, C
code development for the FPGA processor, and MATLAB code forcomputer interfacing.
The hardware platform creation was assisted by Jungwon Lee and Scott Koziol, though
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I designed the circuits and system design. Jordan Gray has significantly helped write re-
visions of the software components, with some appreciated contributions from Jungwon
Lee. As reported, the entire system enabled full on-chip 2-DDCT computation [42], edge-
enhancement, and compressive sensing operations [43] in the analog domain.
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